

16-Bit Digital Signal Controllers for Digital Power Applications with Interconnected High-Speed PWM, ADC, PGA and Comparators

Operating Conditions

- 3.0V to 3.6V, -40°C to +85°C, DC to 70 MIPS
- 3.0V to 3.6V, -40°C to +125°C, DC to 60 MIPS

Flash Architecture

- Dual Partition Flash Program Memory with Live Update (64-Kbyte devices):
 - Supports programming while operating
 - Supports partition soft swap

Core: 16-Bit dsPIC33E CPU

- Code-Efficient (C and Assembly) Architecture
- Two 40-Bit Wide Accumulators
- Single-Cycle (MAC/MPY) with Dual Data Fetch
- Single-Cycle Mixed-Sign MUL Plus Hardware Divide
- 32-Bit Multiply Support
- Two Additional Working Register Sets (reduces context switching)

Clock Management

- ±0.9% Internal Oscillator
- · Programmable PLLs and Oscillator Clock Sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- Fast Wake-up and Start-up

Power Management

- Low-Power Management modes (Sleep, Idle, Doze)
- · Integrated Power-on Reset and Brown-out Reset
- 0.5 mA/MHz Dynamic Current (typical)
- 10 µA IPD Current (typical)

High-Speed PWM

- Five PWM Generators (two outputs per generator)
- Individual Time Base and Duty Cycle for each PWM
- 1.04 ns PWM Resolution (frequency, duty cycle, dead time and phase)
- Supports Center-Aligned, Redundant, Complementary and True Independent Output modes
- · Independent Fault and Current-Limit Inputs
- Output Override Control
- PWM Support for AC/DC, DC/DC, Inverters, PFC and Lighting

Advanced Analog Features

- · High-Speed ADC module:
 - 12-bit with 4 dedicated SAR ADC cores and one shared SAR ADC core
 - Configurable resolution (up to 12-bit) for each ADC core
 - Up to 3.25 Msps conversion rate per channel at 12-bit resolution
 - 12 to 22 single-ended inputs
 - Dedicated result buffer for each analog channel
 - Flexible and independent ADC trigger sources
 - Two digital comparators
 - Two oversampling filters for increased resolution
- Four Rail-to-Rail Comparators with Hysteresis:
 - Dedicated 12-bit Digital-to-Analog Converter (DAC) for each analog comparator
 - Up to two DAC reference outputs
 - Up to two external reference inputs
- Two Programmable Gain Amplifiers:
 - Single-ended or independent ground reference
 - Five selectable gains (4x, 8x, 16x, 32x and 64x)
 - 40 MHz gain bandwidth

Interconnected SMPS Peripherals

- Reduces CPU Interaction to Improve Performance
- Flexible PWM Trigger Options for ADC Conversions
- High-Speed Comparator Truncates PWM (15 ns typical):
 - Supports Cycle-by-Cycle Current mode control
 - Current Reset mode (variable frequency)

Timers/Output Compare/Input Capture

- · Five 16-Bit and up to Two 32-Bit Timers/Counters
- Four Output Compare (OC) modules, Configurable as Timers/Counters
- · Four Input Capture (IC) modules

Communication Interfaces

- Two UART modules (15 Mbps):
 - Supports LIN/J2602 protocols and IrDA®
- Two 4-Wire SPI modules (15 Mbps)
- Two I²C modules (up to 1 Mbaud) with SMBus Support

Input/Output

- Constant-Current Source (10 µA nominal)
- Sink/Source up to 12mA/15mA, respectively; Pin-Specific for Standard VOH/VOL
- 5V Tolerant Pins
- · Selectable, Open-Drain Pull-ups and Pull-Downs
- External Interrupts on All I/O Pins
- Peripheral Pin Select (PPS) to allow Function Remap with Six Virtual I/Os

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1, -40°C to +125°C)
- Class B Safety Library, IEC 60730
- The 6x6x0.5 mm UQFN Package is Designed and Optimized to ease IPC9592B 2nd Level Temperature Cycle Qualification

Debugger Development Support

- In-Circuit and In-Application Programming
- Five Program and Three Complex Data Breakpoints
- IEEE 1149.2 Compatible (JTAG) Boundary Scan
- Trace and Run-Time Watch

		Bytes		(GPIO)		Rei	nap	pable	Peri	phera	als				·Bit DC		r		Source	
Device	Pins	Program Memory By	RAM (Bytes)	General Purpose I/O ((Timers ⁽¹⁾	Input Capture	Output Compare	UART	SPI	PWM ⁽²⁾	External Interrupts ⁽³⁾	Reference Clock	I ² C	Analog Inputs	S&H Circuits	V9d	Analog Comparator	DAC Output	Constant-Current Sou	Packages
dsPIC33EP16GS502	28	16K	2K	21	5	4	4	2	2	5x2	3	1	2	12	5	2	4	1	1	SOIC,
dsPIC33EP32GS502	28	32K	4K	21	5	4	4	2	2	5x2	3	1	2	12	5	2	4	1	1	QFN-S,
dsPIC33EP64GS502	28	64K	8K	21	5	4	4	2	2	5x2	3	1	2	12	5	2	4	1	1	UQFN
dsPIC33EP16GS504	44	16K	2K	35	5	4	4	2	2	5x2	3	1	2	19	5	2	4	1	1	
dsPIC33EP32GS504	44	32K	4K	35	5	4	4	2	2	5x2	3	1	2	19	5	2	4	1	1	QFN, TQFP
dsPIC33EP64GS504	44	64K	8K	35	5	4	4	2	2	5x2	3	1	2	19	5	2	4	1	1	i Qi i
dsPIC33EP16GS505	48	16K	2K	35	5	4	4	2	2	5x2	3	1	2	19	5	2	4	1	1	
dsPIC33EP32GS505	48	32K	4K	35	5	4	4	2	2	5x2	3	1	2	19	5	2	4	1	1	TQFP
dsPIC33EP64GS505	48	64K	8K	35	5	4	4	2	2	5x2	3	1	2	19	5	2	4	1	1	
dsPIC33EP16GS506	64	16K	2K	53	5	4	4	2	2	5x2	4	1	2	22	5	2	4	2	1	
dsPIC33EP32GS506	64	32K	4K	53	5	4	4	2	2	5x2	4	1	2	22	5	2	4	2	1	TQFP
dsPIC33EP64GS506	64	64K	8K	53	5	4	4	2	2	5x2	4	1	2	22	5	2	4	2	1	

Note 1: The external clock for Timer1, Timer2 and Timer3 is remappable.

2: PWM4 and PWM5 are remappable on all devices except the 64-pin devices.

3: External interrupts, INT0 and INT4, are not remappable.

Pin Diagrams

28-Pin SOIC


MCLR	1	\bigcirc	28	h	AVdd
RA0	2		27		AVss
RA1	3		26		RA3
RA2	4	٩	25		RA4
RB0	5	sPI	24		RB14
RB9	6	C3	23		RB13
RB10	7	Ĕ	22		RB12
Vss	8	X	21		RB11
RB1	9	dsPIC33EPXXGS502	20		VCAP
RB2	10	502	19		Vss
RB3	11		18		RB7
RB4	12		17		RB6
VDD	13		16		RB5
RB8	14		15		RB15

Pin	Pin Function	Pin	Pin Function
1	MCLR	15	PGEC3/SCL2/RP47/RB15
2	AN0/PGA1P1/CMP1A/RA0	16	TDO/AN19/PGA2N2/ RP37 /RB5
3	AN1/PGA1P2/PGA2P1/CMP1B/RA1	17	PGED1/TDI/AN20/SCL1/RP38/RB6
4	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2	18	PGEC1/AN21/SDA1/ RP39 /RB7
5	AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0	19	Vss
6	AN4/CMP2C/CMP3A/ISRC4/RP41/RB9	20	VCAP
7	AN5/CMP2D/CMP3B/ISRC3/RP42/RB10	21	TMS/PWM3H/ RP43 /RB11
8	Vss	22	TCK/PWM3L/RP44/RB12
9	OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1	23	PWM2H/ RP45 /RB13
10	OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2	24	PWM2L/ RP46 /RB14
11	PGED2/AN18/DACOUT1/INT0/RP35/RB3	25	PWM1H/RA4
12	PGEC2/ADTRG31/EXTREF1/RP36/RB4	26	PWM1L/RA3
13	VDD	27	AVss
14	PGED3/SDA2/RP40/RB8	28	AVDD

Legend: Shaded pins are up to 5 VDC tolerant. RPn represents remappable peripheral functions. See Table 10-1 and Table 10-2 for the complete list of remappable sources.

Pin Diagrams (Continued)

28-Pin QFN-S, UQFN



Pin	Pin Function	Pin	Pin Function
1	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2	15	PGEC1/AN21/SDA1/ RP39 /RB7
2	AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0	16	Vss
3	AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9	17	VCAP
4	AN5/CMP2D/CMP3B/ISRC3/RP42/RB10	18	TMS/PWM3H/ RP43 /RB11
5	Vss	19	TCK/PWM3L/RP44/RB12
6	OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1	20	PWM2H/ RP45 /RB13
7	OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2	21	PWM2L/ RP46 /RB14
8	PGED2/AN18/DACOUT1/INT0/ RP35 /RB3	22	PWM1H/RA4
9	PGEC2/ADTRG31/EXTREF1/RP36/RB4	23	PWM1L/RA3
10	VDD	24	AVss
11	PGED3/SDA2/RP40/RB8	25	AVDD
12	PGEC3/SCL2/ RP47 /RB15	26	MCLR
13	TDO/AN19/PGA2N2/ RP37 /RB5	27	AN0/PGA1P1/CMP1A/RA0
14	PGED1/TDI/AN20/SCL1/ RP38 /RB6	28	AN1/PGA1P2/PGA2P1/CMP1B/RA1


Legend: Shaded pins are up to 5 VDC tolerant. RPn represents remappable peripheral functions. See Table 10-1 and Table 10-2 for the complete list of remappable sources.

Pin Diagrams (Continued)

44-			
	RB6 RB15 RB15	VDD VSS RC8	RC7 RB4 RB3 RB3
	RB7] 1 RC4] 2 RC5] 3 RC6] 4 RC3] 5		3 5 8 8 8 7 33 RB2 32 RB1 31 RC1 30 Vss 29 Vop
		1 10 10 10 10 10 10 10 10 10 10 10 10 10	
	RA4 RC0 200	AVSS AVDD AVDD	RC11 RA1 RA1
Pin	Pin Function	Pin	Pin Function
	Pin Function	Pin	Pin Function
1	PGEC1/AN21/SDA1/ RP39 /RB7	23	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2
1 2	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4	23 24	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/ RP32 /RB0
1 2 3	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5	23 24 25	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9
1 2 3 4	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6	23 24 25 26	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AN5/CMP2D/CMP3B/ISRC3/ RP42 /RB10
1 2 3 4 5	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3	23 24 25 26 27	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AN5/CMP2D/CMP3B/ISRC3/ RP42 /RB10 AN11/PGA1N3/ RP57 /RC9
1 2 3 4 5 6	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss	23 24 25 26 27 28	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AN5/CMP2D/CMP3B/ISRC3/ RP42 /RB10 AN11/PGA1N3/ RP57 /RC9 AN10/PGA1P4/EXTREF2/ RP58 /RC10
1 2 3 4 5 6 7	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vcap	23 24 25 26 27 28 29	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AN5/CMP2D/CMP3B/ISRC3/ RP42 /RB10 AN11/PGA1N3/ RP57 /RC9 AN10/PGA1P4/EXTREF2/ RP58 /RC10 VDD
1 2 3 4 5 6 7 8	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss VcAP TMS/PWM3H/ RP43 /RB11	23 24 25 26 27 28 29 30	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AN5/CMP2D/CMP3B/ISRC3/ RP42 /RB10 AN11/PGA1N3/ RP57 /RC9 AN10/PGA1P4/EXTREF2/ RP58 /RC10 VDD Vss
1 2 3 4 5 6 7 8 9	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss VcAP TMS/PWM3H/ RP43 /RB11 TCK/PWM3L/ RP44 /RB12	23 24 25 26 27 28 29 30 31	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD Vss AN8/PGA2P4/CMP4C/RP49/RC1
1 2 3 4 5 6 7 8	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss VcAP TMS/PWM3H/ RP43 /RB11	23 24 25 26 27 28 29 30	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AN5/CMP2D/CMP3B/ISRC3/ RP42 /RB10 AN11/PGA1N3/ RP57 /RC9 AN10/PGA1P4/EXTREF2/ RP58 /RC10 VDD Vss
1 2 3 4 5 6 7 8 9 10	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vcap TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13	23 24 25 26 27 28 29 30 31 31 32	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD Vss AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1
1 2 3 4 5 6 7 8 9 10 11 12	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VcAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1H/RA4	23 24 25 26 27 28 29 30 31 31 32 33 33 34	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 Vbb Vss AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2
1 2 3 4 5 6 7 8 9 10 11	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VcAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1H/RA4 PWM1L/RA3	23 24 25 26 27 28 29 30 31 31 32 33	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD Vss AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2 PGED2/AN18/DACOUT1/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4
1 2 3 4 5 6 7 7 8 9 10 11 12 13	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VcAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1H/RA4	23 24 25 26 27 28 29 30 31 31 32 33 33 34 35	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD Vss AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2 PGED2/AN18/DACOUT1/INT0/RP35/RB3
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VcAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RA4 PWM1L/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13	23 24 25 26 27 28 29 30 31 32 33 34 35 36 37	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD Vss AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2 PGED2/AN18/DACOUT1/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 AN9/CMP4D/EXTREF1/RP50 /RC2 ASDA1/RP55/RC7
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2L/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RA4 PWM1L/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13 AVss	23 24 25 26 27 28 29 30 31 31 32 33 34 35 36 37 38	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD Vss AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2 PGED2/AN18/DACOUT1/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 AN9/CMP4D/EXTREF1/RP50 /RC2 ASDA1/RP56/RC8
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VcAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1H/RA4 PWM1L/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13 AVss AVbD	23 24 25 26 27 28 29 30 31 31 32 33 34 35 36 37 38 39	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD Vss AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2 PGED2/AN18/DACOUT1/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 AN9/CMP4D/EXTREF1/RP50 /RC2 ASCL1/RP56/RC8 Vss
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VcAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13 AVbd MCLR	23 24 25 26 27 28 29 30 31 31 32 33 34 35 36 37 38 39 40	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD VSS AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2 PGED2/AN18/DACOUT1/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 AN9/CMP4D/EXTREF1/RP50 /RC2 ASDA1/RP56/RC8 Vss
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VcAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13 AVss AVDD MCLR AN12/ISRC1/RP59/RC11	23 24 25 26 27 28 29 30 31 31 32 33 34 35 36 37 37 38 39 40 41	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD VSS AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2 PGED2/AN18/DACOUT1/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 AN9/CMP4D/EXTREF1/RP50 /RC2 ASDA1/RP55/RC7 ASCL1/RP56/RC8 Vob PGED3/SDA2/RP40/RB8
2 3 4 5 6 7 7 8 9 10 11 12 13 14 15 16 17 18	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VcAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13 AVbd MCLR	23 24 25 26 27 28 29 30 31 31 32 33 34 35 36 37 38 39 40	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 AN11/PGA1N3/RP57/RC9 AN10/PGA1P4/EXTREF2/RP58/RC10 VDD VSS AN8/PGA2P4/CMP4C/RP49/RC1 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2 PGED2/AN18/DACOUT1/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 AN9/CMP4D/EXTREF1/RP50 /RC2 ASDA1/RP56/RC8 Vss

Legend: Shaded pins are up to 5 VDC tolerant.


Pin Diagrams (Continued)



Pin	Pin Function	Pin	Pin Function
1	PGEC1/AN21/SDA1/ RP39 /RB7	23	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2
2	AN1ALT/ RP52 /RC4	24	AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0
3	AN0ALT/RP53/RC5	25	AN4/CMP2C/CMP3A/ISRC4/RP41/RB9
4	AN17/ RP54 /RC6	26	AN5/CMP2D/CMP3B/ISRC3/RP42/RB10
5	RP51/RC3	27	AN11/PGA1N3/ RP57 /RC9
6	Vss	28	AN10/PGA1P4/EXTREF2/RP58/RC10
7	VCAP	29	VDD
8	TMS/PWM3H/ RP43 /RB11	30	Vss
9	TCK/PWM3L/ RP44 /RB12	31	AN8/PGA2P4/CMP4C/RP49/RC1
10	PWM2H/ RP45 /RB13	32	OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1
11	PWM2L/ RP46 /RB14	33	OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2
12	PWM1H/RA4	34	PGED2/AN18/DACOUT1/INT0/RP35/RB3
13	PWM1L/RA3	35	PGEC2/ADTRG31/ RP36 /RB4
14	FLT12/ RP48 /RC0	36	AN9/CMP4D/EXTREF1/RP50 /RC2
15	FLT11/ RP61 /RC13	37	ASDA1/ RP55 /RC7
16	AVss	38	ASCL1/ RP56 /RC8
17	AVDD	39	Vss
18	MCLR	40	VDD
19	AN12/ISRC1/ RP59 /RC11	41	PGED3/SDA2/RP40/RB8
20	AN14/PGA2N3/ RP60 /RC12	42	PGEC3/SCL2/RP47/RB15
21	AN0/PGA1P1/CMP1A/RA0	43	TDO/AN19/PGA2N2/ RP37 /RB5
22	AN1/PGA1P2/PGA2P1/CMP1B/RA1	44	PGED1/TDI/AN20/SCL1/RP38/RB6

Legend: Shaded pins are up to 5 VDC tolerant.

Pin Diagrams (Continued)



Legend: Shaded pins are up to 5 VDC tolerant.

Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	11					
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	15					
3.0	CPU						
4.0	Memory Organization	31					
5.0	Flash Program Memory	77					
6.0	Resets	85					
7.0	Interrupt Controller	89					
8.0	Oscillator Configuration	103					
9.0	Power-Saving Features	115					
10.0	I/O Ports	125					
11.0	Timer1	163					
12.0	Timer2/3 and Timer4/5	167					
13.0	Input Capture	171					
14.0	Output Compare	175					
15.0	High-Speed PWM						
16.0	Serial Peripheral Interface (SPI)						
17.0	Inter-Integrated Circuit (I ² C)	215					
18.0	Universal Asynchronous Receiver Transmitter (UART)	223					
19.0	High-Speed, 12-Bit Analog-to-Digital Converter (ADC)	229					
20.0	High-Speed Analog Comparator	263					
21.0	Programmable Gain Amplifier (PGA)	271					
22.0	Constant-Current Source	275					
23.0	Special Features	277					
24.0	Instruction Set Summary	289					
25.0	Development Support	299					
26.0	Electrical Characteristics	303					
27.0	DC and AC Device Characteristics Graphs						
28.0	Packaging Information	353					
Appe	ndix A: Revision History	377					
Index	۲	379					
The I	Vicrochip Web Site	385					
Custo	tomer Change Notification Service						
Custo	omer Support	385					
Prod	uct Identification System						

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EPXXGS50X Digital Signal Controller (DSC) devices.

dsPIC33EPXXGS50X devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: dsPIC33EPXXGS50X FAMILY BLOCK DIAGRAM




TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name ⁽¹⁾	Pin Type	Buffer Type	PPS	Description	
AN0-AN21 AN0ALT-AN1ALT		Analog Analog	No No	Analog input channels. Alternate analog input channels.	
CLKI	I	ST/ CMOS	No	External clock source input. Always associated with OSC1 pin functi Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes	
CLKO	0	—	No	Always associated with OSC2 pin function.	
OSC1	I	ST/ CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.	
OSC2	I/O	_	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.	
REFCLKO	0	_	Yes	Reference clock output.	
IC1-IC4	1	ST	Yes	Capture Inputs 1 through 4.	
OCFA	1	ST	Yes	Compare Fault A input (for compare channels).	
OC1-OC4	Ö	_	Yes	Compare Outputs 1 through 4.	
INT0	1	ST	No	External Interrupt 0.	
INT1	I	ST	Yes	External Interrupt 1.	
INT2	I	ST	Yes	External Interrupt 2.	
INT4	I	ST	No	External Interrupt 4.	
RA0-RA4	I/O	ST	No	PORTA is a bidirectional I/O port.	
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.	
RC0-RC15	I/O	ST	No	PORTC is a bidirectional I/O port.	
RD0-RD15	I/O	ST	No	PORTD is a bidirectional I/O port.	
T1CK	1	ST	Yes	Timer1 external clock input.	
T2CK	I	ST	Yes	Timer2 external clock input.	
T3CK	1	ST	Yes	Timer3 external clock input.	
T4CK	I	ST	No	Timer4 external clock input.	
T5CK	I	ST	No	Timer5 external clock input.	
U1CTS	1	ST	Yes	UART1 Clear-to-Send.	
U1RTS	0	—	Yes	UART1 Request-to-Send.	
U1RX	I	ST	Yes	UART1 receive.	
U1TX	0		Yes	UART1 transmit.	
BCLK1	0	ST	Yes	UART1 IrDA [®] baud clock output.	
U2CTS		ST		UART2 Clear-to-Send.	
U2RTS	0			UART2 Request-to-Send.	
U2RX U2TX		ST		UART2 receive.	
BCLK2	0	ST	Yes Yes	UART2 transmit. UART2 IrDA baud clock output.	
SCK1	1/0	ST	Yes	Synchronous serial clock input/output for SPI1.	
SDI1	1	ST	Yes	SPI1 data in.	
SDO1	Ö	_	Yes	SPI1 data out.	
SS1	I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.	
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.	
SDI2	I	ST	Yes	SPI2 data in.	
SDO2	0	_	Yes	SPI2 data out.	
SS2	I/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.	
Legend: CMOS = C ST = Schn PPS = Per	nitt Trigg	er input v	vith CN	or output Analog = Analog input P = Power MOS levels O = Output I = Input TTL = TTL input buffer	

1: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

2: These pins are dedicated on 64-pin devices.

Pin Name ⁽¹⁾	Pin Type	Buffer Type	PPS	Description
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
SCL2	I/O	ST	No	Synchronous serial clock input/output for I2C2.
SDA2	I/O	ST	No	Synchronous serial data input/output for I2C2.
ASCL2	I/O	ST	No	Alternate synchronous serial clock input/output for I2C2.
ASDA2	I/O	ST	No	Alternate synchronous serial data input/output for I2C2.
TMS	I	ST	No	JTAG Test mode select pin.
TCK	I	ST	No	JTAG test clock input pin.
TDI	I	ST	No	JTAG test data input pin.
TDO	0		No	JTAG test data output pin.
FLT1-FLT8	I	ST	Yes	PWM Fault Inputs 1 through 8.
FLT9-FLT12	I	ST	No	PWM Fault Inputs 9 through 12.
PWM1L-PWM3L	0	—	No	PWM Low Outputs 1 through 3.
PWM1H-PWM3H	0	—	No	PWM High Outputs 1 through 3.
PWM4L-PWM5L ⁽²⁾	0	—	Yes	PWM Low Outputs 4 and 5.
PWM4H-PWM5H ⁽²⁾	0	_	Yes	PWM High Outputs 4 and 5.
SYNCI1, SYNCI2	I	ST	Yes	PWM Synchronization Inputs 1 and 2.
SYNCO1, SYNCO2	0		Yes	PWM Synchronization Outputs 1 and 2.
CMP1A-CMP4A	I	Analog	No	Comparator Channels 1 through 4 A input.
CMP1B-CMP4B	I	Analog	No	Comparator Channels 1 through 4 B input.
CMP1C-CMP4C		Analog	No	Comparator Channels 1 through 4 C input.
CMP1D-CMP4D	I	Analog	No	Comparator Channels 1 through 4 D input.
DACOUT1, DACOUT2	0	_	No	DAC Output Voltages 1 and 2.
EXTREF1, EXTREF2	I	Analog	No	External Voltage Reference Inputs 1 and 2 for the reference DACs.
ISRC1-ISRC4	0	Analog	No	Constant-Current Outputs 1 through 4.
PGA1P1-PGA1P4	Ι	Analog	No	PGA1 Positive Inputs 1 through 4.
PGA1N1-PGA1N3	Ι	Analog	No	PGA1 Negative Inputs 1 through 3.
PGA2P1-PGA2P4	Ι	Analog	No	PGA2 Positive Inputs 1 through 4.
PGA2N1-PGA2N3	I	Analog	No	PGA2 Negative Inputs 1 through 3.
ADTRG31	I	ST	No	External ADC trigger source.
PGED1	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 1.
PGEC1	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 1.
PGED2	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 2.
PGEC2	Ι	ST	No	Clock input pin for Programming/Debugging Communication Channel 2.
PGED3	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 3.
PGEC3	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 3.
Legend: CMOS = CM	IOS co	mpatible	input o	or output Analog = Analog input P = Power

TABLE 1-1:	PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	-------------------------------------

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select Analog = Analog input O = Output TTL = TTL input buffer

1: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

2: These pins are dedicated on 64-pin devices.

I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin I	Name ⁽¹⁾	Pin Type	Buffer Type	PPS	Description			
MCLR		I/P	ST	No	Aaster Clear (Reset) input. This pin is an active-low Reset to the levice.			
AVdd		Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.			
AVss		Р	Р	No	Ground reference for analog modules. This pin must be connected at all times.			
Vdd		Р	_	No	Positive supply for peripheral logic and I/O pina	S.		
VCAP		Р	—	No	CPU logic filter capacitor connection.	CPU logic filter capacitor connection.		
Vss		Р	_	No	Ground reference for logic and I/O pins.			
Legend:	CMOS = CM ST = Schmit					P = Power I = Input		

PPS = Peripheral Pin Select

TTL = TTL input buffer

1: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

2: These pins are dedicated on 64-pin devices.

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33EPXXGS50X family requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins regardless if ADC module is not used (see Section 2.2 "Decoupling Capacitors")
- VCAP (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, above tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (<0.5 Ω) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD and must have a capacitor greater than 4.7 μF (10 μF is recommended), 16V connected to ground. The type can be ceramic or tantalum. See Section 26.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceeds one-quarter inch (6 mm). See Section 23.4 "On-Chip Voltage Regulator" for details.

2.4 Master Clear (MCLR) Pin


The MCLR pin provides two specific device functions:

- Device Reset
- Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3, or MPLAB REAL ICE[™].

For more information on MPLAB ICD 2, MPLAB ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB[®] ICD 3" (poster) DS51765
- "Multi-Tool Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator. For details, see **Section 8.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUG

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 3 MHz < FIN < 5.5 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins and drive the output to logic low.

2.9 Targeted Applications

- Power Factor Correction (PFC)
 - Interleaved PFC
 - Critical Conduction PFC
 - Bridgeless PFC
- DC/DC Converters
 - Buck, Boost, Forward, Flyback, Push-Pull
 - Half/Full-Bridge
 - Phase-Shift Full-Bridge
- Resonant Converters
- DC/AC
 - Half/Full-Bridge Inverter
 - Resonant Inverter

Examples of typical application connections are shown in Figure 2-4 through Figure 2-6.




FIGURE 2-4: INTERLEAVED PFC





FIGURE 2-6: OFF-LINE UPS



3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS50X family CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for Digital Signal Processing (DSP). The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

3.1 Registers

The dsPIC33EPXXGS50X devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer for interrupts and calls.

In addition, the dsPIC33EPXXGS50X devices include two Alternate Working register sets which consist of W0 through W14. The Alternate registers can be made persistent to help reduce the saving and restoring of register content during Interrupt Service Routines (ISRs). The Alternate Working registers can be assigned to a specific Interrupt Priority Level (IPL1 through IPL6) by configuring the CTXTx<2:0> bits in the FALTREG Configuration register. The Alternate Working registers can also be accessed manually by using the CTXTSWP instruction. The CCTXI<2:0> and MCTXI<2:0> bits in the CTXTSTAT register can be used to identify the current and most recent, manually selected Working register sets.

3.2 Instruction Set

The instruction set for dsPIC33EPXXGS50X devices has two classes of instructions: the MCU class of instructions and the DSP class of instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

3.3 Data Space Addressing

The base Data Space can be addressed as up to 4K words or 8 Kbytes, and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear Data Space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y Data Space boundary is device-specific.

The upper 32 Kbytes of the Data Space memory map can optionally be mapped into Program Space (PS) at any 16K program word boundary. The program-to-Data Space mapping feature, known as Program Space Visibility (PSV), lets any instruction access Program Space as if it were Data Space. Refer to "**Data Memory**" (DS70595) in the "*dsPIC33/PIC24 Family Reference Manual*" for more details on PSV and table accesses.

On dsPIC33EPXXGS50X devices, overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. The X AGU Circular Addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data re-ordering for radix-2 FFT algorithms.


3.4 Addressing Modes

The CPU supports these addressing modes:

- Inherent (no operand)
- Relative
- Literal
- Memory Direct
- Register Direct
- Register Indirect

Each instruction is associated with a predefined addressing mode group, depending upon its functional requirements. As many as six addressing modes are supported for each instruction.

FIGURE 3-1: dsPIC33EPXXGS50X FAMILY CPU BLOCK DIAGRAM



3.5 **Programmer's Model**

The programmer's model for the dsPIC33EPXXGS50X family is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33EPXXGS50X devices contain control registers for Modulo Addressing, Bit-Reversed Addressing and interrupts. These registers are described in subsequent sections of this document.

All registers associated with the programmer's model are memory-mapped, as shown in Table 3-1.


TABLE 3-1: PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Register(s) Name	Description
W0 through W15 ⁽¹⁾	Working Register Array
W0 through W14 ⁽¹⁾	Alternate 1 Working Register Array
W0 through W14 ⁽¹⁾	Alternate 2 Working Register Array
ACCA, ACCB	40-Bit DSP Accumulators
PC	23-Bit Program Counter
SR	ALU and DSP Engine STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
DSRPAG	Extended Data Space (EDS) Read Page Register
RCOUNT	REPEAT Loop Counter Register
DCOUNT	DO Loop Counter Register
DOSTARTH ⁽²⁾ , DOSTARTL ⁽²⁾	DO Loop Start Address Register (High and Low)
DOENDH, DOENDL	DO Loop End Address Register (High and Low)
CORCON	Contains DSP Engine, DO Loop Control and Trap Status bits

Note 1: Memory-mapped W0 through W14 represent the value of the register in the currently active CPU context.

2: The DOSTARTH and DOSTARTL registers are read-only.

FIGURE 3-2: PROGRAMMER'S MODEL



3.6 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

3.6.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

3.7 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0		
OA	OB	SA ⁽³⁾	SB ⁽³⁾	OAB	SAB	DA	DC		
bit 15							bit 8		
R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
IPL2 ⁽¹⁾	IPL1 ⁽¹⁾	IPL0 ⁽¹⁾	R-U RA	R/W-0	OV	R/W-0	R/W-0 C		
bit 7	IFLI''	IFLU ⁽⁾	KA	IN	00	Z	bit 0		
Legend:		C = Clearable	bit						
R = Readable	e bit	W = Writable	bit	•	nented bit, read	d as '0'			
-n = Value at	POR	'1'= Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15		lator A Overflov	. Status hit						
DIC 15		ator A has over							
		ator A has not c							
bit 14	OB: Accumu	OB: Accumulator B Overflow Status bit							
	1 = Accumulator B has overflowed								
		ator B has not c							
bit 13	SA: Accumulator A Saturation 'Sticky' Status bit ⁽³⁾ 1 = Accumulator A is saturated or has been saturated at some time								
		ator A is saturat ator A is not sat		en saturated at	some time				
bit 12	SB: Accumulator B Saturation 'Sticky' Status bit ⁽³⁾								
		ator B is saturat ator B is not sat		en saturated at	some time				
bit 11	OAB: OA OB Combined Accumulator Overflow Status bit								
		ators A or B hav							
bit 10	SAB: SA S	B Combined Ad	cumulator 'Si	ticky' Status bit					
	 SAB: SA SB Combined Accumulator 'Sticky' Status bit 1 = Accumulators A or B are saturated or have been saturated at some time 0 = Neither Accumulator A or B are saturated 								
bit 9	DA: DO Loop Active bit								
	1 = DO loop ir 0 = DO loop n	n progress lot in progress							
bit 8	DC: MCU AL	U Half Carry/Bo	orrow bit						
		out from the 4th sult occurred	low-order bit (for byte-sized d	lata) or 8th low-	order bit (for wo	ord-sized data		
	-	-out from the 4 the result occur		oit (for byte-size	ed data) or 8th	low-order bit (for word-sized		
Le	ne IPL<2:0> bits evel. The value in rL<3> = 1.								
						\			

2: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

3: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)
	<pre>111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop is in progress 0 = REPEAT loop is not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority

- Intervention of the IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - 2: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
 - **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0		
VAR		US1	US0	EDT ⁽¹⁾	DL2	DL1	DL0		
bit 15							bit		
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0		
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF		
bit 7							bit		
Legend:		C = Clearable	e bit						
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	1 = Variable	e Exception Pro exception proce ception process	essing is enabl	ed					
bit 14	Unimplemer	nted: Read as '	0'						
bit 13-12	US<1:0>: DS	SP Multiply Uns	igned/Signed (Control bits					
	 11 = Reserved 10 = DSP engine multiplies are mixed-sign 01 = DSP engine multiplies are unsigned 00 = DSP engine multiplies are signed 								
bit 11	EDT: Early DO Loop Termination Control bit ⁽¹⁾								
	1 = Terminate 0 = No effect	es executing DO	loop at the er	nd of current loo	op iteration				
bit 10-8	DL<2:0>: DO Loop Nesting Level Status bits								
	111 = 7 do lo	pops are active							
	•								
	•								
	001 = 1 DO k 000 = 0 DO k	oop is active oops are active							
bit 7	SATA: ACCA Saturation Enable bit								
		ator A saturatio ator A saturatio							
bit 6	SATB: ACCE	3 Saturation En	able bit						
		ator B saturatio ator B saturatio							
bit 5	SATDW: Data Space Write from DSP Engine Saturation Enable bit								
		ace write satura ace write satura							
bit 4	ACCSAT: Accumulator Saturation Mode Select bit								
		iration (super s iration (normal							
bit 3	IPL3: CPU In	nterrupt Priority	Level Status b	it 3 ⁽²⁾					
	1 = CPU Inte	rrupt Priority Le	evel is areater t	than 7					

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 2	 SFA: Stack Frame Active Status bit 1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG 0 = Stack frame is not active; W14 and W15 address the base Data Space
bit 1	RND: Rounding Mode Select bit
	 1 = Biased (conventional) rounding is enabled 0 = Unbiased (convergent) rounding is enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	1 = Integer mode is enabled for DSP multiply0 = Fractional mode is enabled for DSP multiply
Note 1:	This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 3-3: CTXTSTAT: CPU W REGISTER CONTEXT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
—	—	—	—	—	CCTXI2	CCTXI1	CCTXI0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
—	—	—	—	—	MCTXI2	MCTXI1	MCTXI0
bit 7	bit 7 bit 0						
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-11	Unimplemented: Read as '0'
bit 10-8	CCTXI<2:0>: Current (W Register) Context Identifier bits
	111 = Reserved
	•
	•
	•
	011 = Reserved
	010 = Alternate Working Register Set 2 is currently in use
	001 = Alternate Working Register Set 1 is currently in use
	000 = Default register set is currently in use
bit 7-3	Unimplemented: Read as '0'
bit 2-0	MCTXI<2:0>: Manual (W Register) Context Identifier bits
	111 = Reserved
	•
	•
	•
	011 = Reserved
	010 = Alternate Working Register Set 2 was most recently manually selected
	001 = Alternate Working Register Set 1 was most recently manually selected
	000 = Default register set was most recently manually selected

3.8 Arithmetic Logic Unit (ALU)

The dsPIC33EPXXGS50X family ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.8.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed, or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.8.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.9 DSP Engine

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are, ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed, unsigned or mixed-sign DSP multiply (USx)
- · Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

TABLE 3-2:	DSP INSTRUCTIONS
	SUMMARY

Instruction	Algebraic Operation	ACC Write-Back			
CLR	A = 0	Yes			
ED	$A = (x - y)^2$	No			
EDAC	$A = A + (x - y)^2$	No			
MAC	$A = A + (x \bullet y)$	Yes			
MAC	$A = A + x^2$	No			
MOVSAC	No change in A	Yes			
MPY	$A = x \bullet y$	No			
MPY	$A = x^2$	No			
MPY.N	$A = -x \bullet y$	No			
MSC	$A = A - x \bullet y$	Yes			

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "dsPIC33E/PIC24E Program Memory" (DS70000613) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXGS50X family architecture features separate program and data memory spaces, and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33EPXXGS50X family devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from table operation or Data Space remapping, as described in Section 4.9 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD operations, which use TBLPAG<7> to permit access to calibration data and Device ID sections of the configuration memory space.

The program memory maps for the dsPIC33EP16/ 32GS50X and dsPIC33EP64GS50X devices not operating in Dual Partition mode, are shown in Figure 4-1 through Figure 4-3.

The dsPIC33EP64GS50X devices can operate in a Dual Partition Flash Program Memory mode, where the user program Flash memory is arranged as two separate address spaces, one for each of the Flash partitions. The Active Partition always starts at address, 0x000000, and contains half of the available Flash memory (32K). The Inactive Partition always starts at address, 0x400000, and implements the remaining half of Flash memory. As shown in Figure 4-4, the Active and Inactive Partitions are identical and both contain unique copies of the Reset vector, Interrupt Vector Tables (IVT and AIVT if enabled) and the Flash Configuration Words.

4.2 Unique Device Identifier (UDID)

All (16-bit devices) family devices are individually encoded during final manufacturing with a Unique Device Identifier or UDID. This feature allows for manufacturing traceability of Microchip Technology devices in applications where this is a requirement. It may also be used by the application manufacturer for any number of things that may require unique identification, such as:

- Tracking the device
- Unique serial number
- Unique security key


The UDID comprises five 24-bit program words. When taken together, these fields form a unique 120-bit identifier.

The UDID is stored in five read-only locations, located between 800F00h and 800F08h in the device configuration space. Table 4-1 lists the addresses of the identifier words and shows their contents.

Name	Address	Bits 23:16 Bits 15:8		Bits 7:0	
UDID1	800F00	UDID Word 1			
UDID2	800F02	UDID Word 2			
UDID3	800F04	UDID Word 3			
UDID4	800F06	UDID Word 4			
UDID5	800F08	UDID Word 5			

TABLE 4-1: UDID ADDRESSES

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33EP16GS50X DEVICES







FIGURE 4-2: PROGRAM MEMORY MAP FOR dsPIC33EP32GS50X DEVICES

FIGURE 4-3: PROGRAM MEMORY MAP FOR dsPIC33EP64GS50X DEVICES



Note: Memory areas are not shown to scale.




FIGURE 4-4: PROGRAM MEMORY MAP FOR dsPIC33EP64GS50X DEVICES (DUAL PARTITION)

4.2.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-5).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented, or decremented, by two, during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.2.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXGS50X family devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000, of Flash memory, with the actual address for the start of code at address, 0x000002, of Flash memory.

A more detailed discussion of the Interrupt Vector Tables (IVTs) is provided in **Section 7.1 "Interrupt Vector Table**".




FIGURE 4-5: PROGRAM MEMORY ORGANIZATION

4.3 Data Address Space

The dsPIC33EPXXGS50X family CPU has a separate 16-bit wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps are shown in Figure 4-6 through Figure 4-8.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a base Data Space address range of 64 Kbytes or 32K words.

The lower half of the data memory space (i.e., when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV).

dsPIC33EPXXGS50X family devices implement up to 12 Kbytes of data memory. If an EA points to a location outside of this area, an all-zero word or byte is returned.

4.3.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.3.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve Data Space memory usage efficiency, the dsPIC33EPXXGS50X family instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through wordaligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

4.3.3 SFR SPACE

The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33EPXXGS50X family core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.3.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a Working register as an Address Pointer.




FIGURE 4-6: DATA MEMORY MAP FOR dsPIC33EP16GS50X DEVICES




FIGURE 4-7: DATA MEMORY MAP FOR dsPIC33EP32GS50X DEVICES




FIGURE 4-8: DATA MEMORY MAP FOR dsPIC33EP64GS50X DEVICES

4.3.5 X AND Y DATA SPACES

The dsPIC33EPXXGS50X core has two Data Spaces, X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY. N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

4.4 Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

4.4.1 KEY RESOURCES

- Code Samples
- Application Notes
- · Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

4.5 Special Function Register Maps

TABLE 4-2: CPU CORE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
W0	0000								W0 (WRE	G)								XXXX
W1	0002								W1									xxxx
W2	0004								W2									xxxx
W3	0006								W3									xxxx
W4	8000								W4									xxxx
W5	000A								W5									XXXX
W6	000C								W6									XXXX
W7	000E								W7									XXXX
W8	0010								W8									XXXX
W9	0012		W9 W10															XXXX
W10	0014																	XXXX
W11	0016		W10															XXXX
W12	0018								W12									XXXX
W13	001A								W13									XXXX
W14	001C								W14									XXXX
W15	001E								W15									XXXX
SPLIM	0020								SPLIM									0000
ACCAL	0022								ACCAL									0000
ACCAH	0024								ACCAH									0000
ACCAU	0026			Sig	n Extension	of ACCA<39	}>						ACC	CAU				0000
ACCBL	0028								ACCBL									0000
ACCBH	002A								ACCBH									0000
ACCBU	002C			Sig	n Extension	of ACCB<39	}>						ACC	CBU				0000
PCL	002E							PC	L<15:1>								—	0000
PCH	0030	_	_	_	_	—	_	_	—	_				PCH<6:0>				0000
DSRPAG	0032	_	_	_	_	_	_		E	Extended D	ata Space	EDS) Read	d Page Reg	gister (DSRI	PAG<9:0>)			0001
DSWPAG ⁽¹⁾	0034	_	_	_	_	_	_	_		Extend	ed Data Sp	ace (EDS)	Write Page	e Register (DSWPAG8	:0>) ⁽¹⁾		0001
RCOUNT	0036							F	RCOUNT<1	5:0>								0000
DCOUNT	0038						DO	Loop Coun	it Register (DCOUNT<	15:0>)							0000
DOSTARTL	003A						DO Start Add	ress Regis	ter Low (DO	STARTL<1	5:1>)						—	0000
DOSTARTH	003C	_	_	—	_	—	_	_	—	_	_	DO	Start Addre	ss Register	High (DOS	STARTH<5	:0>)	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The contents of this register should never be modified. The DSWPAG must always point to the first page.

TABLE 4-2: CPU CORE REGISTER MAP (CONTINUED)

						•••••	,											
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DOENDL	003E					D	O Loop End	Address Re	egister Low	(DOENDL<	:15:1>)						_	0000
DOENDH	0040	_	_	_	_	_	_	_	_	_	_	DO LO	oop End Ad	dress Regi	ster High ([DOENDH<	5:0>)	0000
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	0044	VAR														IF	0020	
MODCON	0046	XMODEN YMODEN BWM3 BWM2 BWM1 BWM0 YWM3 YWM2 YWM1 YWM0 XWM3 XWM2 XWM1													XWM0	0000		
XMODSRT	0048		XMODEN — — BWM3 BWM2 BWM1 BWM0 YWM3 YWM2 YWM1 YWM0 XWM3 XWM2 XWM1 X Mode Start Address Register (XMODSRT<15:1>)														_	0000
XMODEND	004A						X Mode End	Address R	egister (XM	ODEND<1	5:1>)						_	0001
YMODSRT	004C						Y Mode Star	t Address F	Register (YN	10DSRT<1	5:1>)						_	0000
YMODEND	004E						Y Mode End	Address R	egister (YM	ODEND<1	5:1>)						_	0001
XBREV	0050	BREN							XBRE	V<14:0>								0000
DISICNT	0052	_	_						I	DISICNT<1	3:0>							0000
TBLPAG	0054	_	_	_	_	_	_	_	_				TBLPAC	G<7:0>				0000
CTXTSTAT	005A	_	_	_	_	_	CCTXI2	CCTXI1	CCTXI0	_	_	_	_	-	MCTXI2	MCTXI1	MCTXI0	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The contents of this register should never be modified. The DSWPAG must always point to the first page.

TABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	NVMIF	-	ADCIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	-	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	-	_	-	-	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS2	0804		_	_	_	_	_	_	_	_	IC4IF	IC3IF	_	-	_	SPI2IF	SPI2EIF	0000
IFS3	0806	_	_	_	_	_	_	PSEMIF	-	_	INT4IF	_	_	-	MI2C2IF	SI2C2IF	-	0000
IFS4	0808	_	-	-	-	-	-	PSESIF	-	_	-	-	-	-	U2EIF	U1EIF	-	0000
IFS5	080A	PWM2IF	PWM1IF	-	-	-	-	-	-		-	-	-	-	-	-	-	0000
IFS6	080C	ADCAN1IF	ADCAN0IF	_	_	_	_	AC4IF	AC3IF	AC2IF	_	_	_	-	PWM5IF	PWM4IF	PWM3IF	0000
IFS7	080E	-	-	_	-	-	-	-	-	_	_	ADCAN7IF	ADCAN6IF	ADCAN5IF	ADCAN4IF	ADCAN3IF	ADCAN2IF	0000
IFS8	0810	JTAGIF	ICDIF	_	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
IFS9	0812	ADCAN16IF ⁽¹⁾	ADCAN15IF ⁽¹⁾	ADCAN14IF ⁽²⁾	ADCAN13IF(1)	ADCAN12IF ⁽²⁾	ADCAN11IF ⁽²⁾	ADCAN10IF ⁽²⁾	ADCAN9IF ⁽²⁾	ADCAN8IF ⁽²⁾	_	_	_	-	_	_	_	0000
IFS10	0814	_	I2C2BCIF	I2C1BCIF	_	_	_	_	_	_	_	_	ADCAN21IF	ADCAN20IF	ADCAN19IF	ADCAN18IF	ADCAN17IF ⁽²⁾	0000
IFS11	0816		_	_	_	_	_	_	_	_	_	_	ADFLTR1IF	ADFLTR0IF	ADCMP1IF	ADCMP0IF	-	0000
IEC0	0820	NVMIE	_	ADCIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	_	_	_	_	INT1IE	CNIE	AC1IF	MI2C1IE	SI2C1IE	0000
IEC2	0824		_	—	_	_	_	_	_	_	IC4IE	IC3IE	_	-	_	SPI2IE	SPI2EIE	0000
IEC3	0826		_	_	_	_	_	PSEMIE	_	_	INT4IE	_	_	-	MI2C2IE	SI2C2IE	-	0000
IEC4	0828		_	_	_	_	_	PSESIE	_	_	_	_	_	_	U2EIE	U1EIE	_	0000
IEC5	082A	PWM2IE	PWM1IE	_	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
IEC6	082C	ADCAN1IE	ADCAN0IE	_	_	_	_	AC4IE	AC3IE	AC2IE	_	_	_	-	PWM5IE	PWM4IE	PWM3IE	0000
IEC7	082E		_	_	_	_	_		_	_	_	ADCAN7IE	ADCAN6IE	ADCAN5IE	ADCAN4IE	ADCAN3IE	ADCAN2IE	0000
IEC8	0830	JTAGIE	ICDIE	_	_	_	_	_	_	_	_	_	_	-	_	_	-	0000
IEC9	0832	ADCAN16IE ⁽¹⁾	ADCAN15IE ⁽¹⁾	ADCAN14IE ⁽²⁾	ADCAN13IE ⁽¹⁾	ADCAN12IE ⁽²⁾	ADCAN11IE ⁽²⁾	ADCAN10IE ⁽²⁾	ADCAN9IE ⁽²⁾	ADCAN8IE ⁽²⁾	_	_	_	-	_	_	-	0000
IEC10	0834		I2C2BCIE	I2C1BCIE	_	_	_		_	_	_	_	ADCAN21IE	ADCAN20IE	ADCAN19IE	ADCAN18IE	ADCAN17IE ⁽²⁾	0000
IEC11	0836		_	—	_	_	_	_	_	_	_	_	ADFLTR1IE	ADFLTR0IE	ADCMP1IE	ADCMP0IE	-	0000
IPC0	0840		T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	0842		T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	_	_	_	_	4440
IPC2	0844	_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPI1EIP2	SPI1EIP1	SPI1EIP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	0846	_	NVMIP2	NVMIP1	NVMIP0	_	_	—	_	_	ADCIP2	ADCIP1	ADCIP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4044
IPC4	0848	_	CNIP2	CNIP1	CNIP0	_	AC1IP2	AC1IP1	AC1IP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	084A	_	_	_	-	_	_	-	-	_	_	-	-	_	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	084C	_	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	_	OC3IP2	OC3IP1	OC3IP0	_	_	_	-	4440
IPC7	084E	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0	4444
IPC8	0850	_	_	_	_	_	_	_	_	_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPI2EIP2	SPI2EIP1	SPI2EIP0	0044
IPC9	0852	_	_	_	_	_	IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0	_	_	_	_	0440

Legend:

Note 1:

 — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Only available on dsPIC33EPXXGS506 devices. Only available on dsPIC33EPXXGS504/505 and dsPIC33EPXXGS506 devices.
 2:

IADL		v			INOLLL					,								
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC12	0858	_	-	_	-	_	MI2C2IP2	MI2C2IP1	MI2C2IP0	-	SI2C2IP2	SI2C2IP1	SI2C2IP0	-	_	-	-	0440
IPC13	085A	_	_	_	-	_	INT4IP2	INT4IP1	INT4IP0	_	_	_	_	_	_	_	_	0400
IPC14	085C	_	_	_	_	_	-	—	_	_	PSEMIP2	PSEMIP1	PSEMIP0	_	-	_	-	0040
IPC16	0860	-	-	-	-	-	U2EIP2	U2EIP1	U2EIP0	-	U1EIP2	U1EIP1	U1EIP0	-	-	-	-	0440
IPC18	0864	_	-	-	-	-	-	-	-	_	PSESIP2	PSESIP1	PSESIP0	-	-	-	-	0040
IPC23	086E	-	PWM2IP2	PWM2IP1	PWM2IP0	-	PWM1IP2	PWM1IP1	PWM1IP0	-	-	-	-	-	-	-	-	4400
IPC24	0870	_	-	_	_	_	PWM5IP2	PWM5IP1	PWM5IP0	_	PWM4IP2	PWM4IP1	PWM4IP0	_	PWM3IP2	PWM3IP1	PWM3IP0	0444
IPC25	0872	_	AC2IP2	AC2IP1	AC2IP0	-	-	-	-	_	-	-	-	-	-	-	-	4000
IPC26	0874	-	-	-	-	-	-	-	-	-	AC4IP2	AC4IP1	AC4IP0	-	AC3IP2	AC3IP1	AC3IP0	0044
IPC27	0876	-	ADCAN1IP2	ADCAN1IP1	ADCAN1IP0	-	ADCAN0IP2	ADCAN0IP1	ADCAN0IP0	-	-	-	-	-	-	-	-	4400
IPC28	0878	_	ADCAN5IP2	ADCAN5IP1	ADCAN5IP0	-	ADCAN4IP2	ADCAN4IP1	ADCAN4IP0	_	ADCAN3IP2	ADCAN3IP1	ADCAN3IP0	-	ADCAN2IP2	ADCAN2IP1	ADCAN2IP0	4444
IPC29	087A	_	_	_	_	_	-	—	_	_	ADCAN7IP2	ADCAN7IP1	ADCAN7IP0	_	ADCAN6IP2	ADCAN6IP1	ADCAN6IP0	0044
IPC35	0886	-	JTAGIP2	JTAGIP1	JTAGIP0	-	ICDIP2	ICDIP1	ICDIP0	-	-	-	-	-	-	-	-	4400
IPC37	088A	_	ADCAN8IP2 ⁽²⁾	ADCAN8IP1(2)	ADCAN8IP0(2)	-	-	-	-	-	-	-	_	-	-	-	-	4000
IPC38	088C	_	ADCAN12IP2 ⁽²⁾	ADCAN12IP1 ⁽²⁾	ADCAN12IP0 ⁽²⁾	_	ADCAN11IP2 ⁽²⁾	ADCAN11IP1(2)	ADCAN11IP0 ⁽²⁾	_	ADCAN10IP2 ⁽²⁾	ADCAN10IP1(2)	ADCAN10IP0(2)	_	ADCAN9IP2 ⁽²⁾	ADCAN9IP1(2)	ADCAN9IP0 ⁽²⁾	4444
IPC39	088E	_	ADCAN16IP2(1)	ADCAN16IP1(1)	ADCAN16IP0(1)	_	ADCAN15IP2 ⁽¹⁾	ADCAN15IP1(1)	ADCAN15IP0 ⁽¹⁾	_	ADCAN14IP2 ⁽²⁾	ADCAN14IP1 ⁽²⁾	ADCAN14IP0(2)	_	ADCAN13IP2 ⁽¹⁾	ADCAN13IP1	ADCAN13IP0	4444
IPC40	0890	_	ADCAN20IP2	ADCAN20IP1	ADCAN20IP0	-	ADCAN19IP2	ADCAN19IP1	ADCAN19IP0	-	ADCAN18IP2	ADCAN18IP1	ADCAN18IP0	-	ADCAN17IP2(2)	ADCAN17IP1(2)	ADCAN17IP0(2)	4444
IPC41	0892	_	_	_	_	_	_	_	_	_	_	_	_	_	ADCAN21IP2	ADCAN21IP1	ADCAN21IP0	0004
IPC43	0896	_	_	_	_	_	I2C2BCIP2	I2C2BCIP1	I2C2BCIP0	_	I2C1BCIP2	I2C1BCIP1	I2C1BCIP0	_	-	_	_	0440
IPC44	0898	_	ADFLTR0IP2	ADFLTR0IP1	ADFLTR0IP0	-	ADCMP1IP2	ADCMP1IP1	ADCMP1IP0	-	ADCMP0IP2	ADCMP0IP1	ADCMP0IP0	-	-	-	-	4440
IPC45	089A	_	_	_	_	_	-	—	_	_	_	-	_	_	ADFLTR1IP2	ADFLTR1IP1	ADFLTR1IP0	0004
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	-	MATHERR	ADDRERR	STKERR	OSCFAIL	-	0000
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	-	-	AIVTEN	_	_	-	INT4EP	_	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4	_	_	_	_		_	—	NAE	—	_	_	DOOVR	-	1	_	APLL	0000
INTCON4	08C6	_	_	_	_		_	_	_	_	_	_	_	_	_	_	SGHT	0000
INTTREG	08C8	_	-	_	-	ILR3	ILR2	ILR1	ILR0	VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

TABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)

Legend:

Note 1:

 — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
 Only available on dsPIC33EPXXGS506 devices.
 Only available on dsPIC33EPXXGS504/505 and dsPIC33EPXXGS506 devices. 2:

TABLE 4	4-4:	TIME	R1 THR	ROUGH '	TIMER5	REGIST	FER MA	P										
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								XXXX
PR1	0102								Period R	egister 1								FFFF
T1CON	0104	TON	_	TSIDL	—	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	—	0000
TMR2	0106								Timer2	Register								xxxx
TMR3HLD	0108		Timer3 Holding Register (for 32-bit timer operations only)															xxxx
TMR3	010A		Timer3 Register															XXXX
PR2	010C								Period R	egister 2								FFFF
PR3	010E								Period R	egister 3								FFFF
T2CON	0110	TON	—	TSIDL	_	_	_	_	—		TGATE	TCKPS1	TCKPS0	T32	_	TCS	—	0000
T3CON	0112	TON	—	TSIDL	-	_	_	_	—	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114		•	•		•		•	Timer4	Register	•	•					•	XXXX
TMR5HLD	0116						Ti	mer5 Holdir	ig Register (for 32-bit o	perations on	ly)						xxxx
TMR5	0118								Timer5	Register								xxxx
PR4	011A								Period R	egister 4								FFFF
PR5	011C								Period R	egister 5								FFFF
T4CON	011E	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32		TCS	—	0000
T5CON	0120	TON	_	TSIDL	_	—	_	_	_	_	TGATE	TCKPS1	TCKPS0	-	_	TCS	_	0000

IADLE	4-3.	INFU		IUKEI	INKU			FIURE	- 4 KEG	ISTER	IVIAF							
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140	—	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144								Input Capt	ure 1 Buffe	er Register							XXXX
IC1TMR	0146								Input Cap	ture 1 Time	er Register							0000
IC2CON1	0148	_	- ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0														0000	
IC2CON2	014A	—	IC32 ICTRIG TRIGSTAT - SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 (000D	
IC2BUF	014C								Input Capt	ure 2 Buffe	er Register							XXXX
IC2TMR	014E								Input Cap	ture 2 Time	er Register							0000
IC3CON1	0150	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	_	_	_	—	_	—	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154								Input Capt	ure 3 Buffe	er Register							XXXX
IC3TMR	0156								Input Cap	ture 3 Time	er Register							0000
IC4CON1	0158	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A	_	_	—	_	_	—		IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	015C				•				Input Capt	ure 4 Buffe	er Register			•	•	•	•	XXXX
IC4TMR	015E								Input Cap	ture 4 Time	er Register							0000

TABLE 4-5: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 4 REGISTER MAP

TABLE	4-6:	OU	трит с	COMPAF	RE 1 TH	ROUGH	OUTPU		IPARE	4 REGI	STER M	AP						
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0900	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	—	—	ENFLTA	_	_	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV		—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0904							0	utput Comp	are 1 Secor	ndary Regist	er						XXXX
OC1R	0906								Output	Compare 1	Register							XXXX
OC1TMR	0908		Output Compare 1 Register Timer Value 1 Register — — OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 — — ENFLTA — OCFLTA TRIGMODE OCM2 OCM1 OCI															xxxx
OC2CON1	090A	—	Timer Value 1 Register — — OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 — — ENFLTA — — OCFLTA TRIGMODE OCM2 OCM1 OC															0000
OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	090E							0	utput Comp	are 2 Secor	ndary Regist	er						XXXX
OC2R	0910								Output	Compare 2	Register							XXXX
OC2TMR	0912			-	-				Time	r Value 2 Re	gister			-				xxxx
OC3CON1	0914	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_		ENFLTA	_		OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV		—	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC3RS	0918							0	utput Comp	are 3 Secor	ndary Regist	er						XXXX
OC3R	091A								Output	Compare 3	Register							XXXX
OC3TMR	091C								Time	r Value 3 Re	gister							XXXX
OC4CON1	091E	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_		ENFLTA	_		OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV		—	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC4RS	0922							0	utput Comp	are 4 Secor	ndary Regist	er						XXXX
OC4R	0924								Output	Compare 4	Register							XXXX
OC4TMR	0926								Time	r Value 4 Re	gister							xxxx

TABLE 4-7: PWM REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0C00	PTEN	_	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0	0000
PTCON2	0C02	_	_	_	_	_	_	_	_	_	—	_	_	—	F	PCLKDIV<2:0	>	0000
PTPER	0C04		PWMx Primary Master Time Base Period Register (PTPER<15:0>)													FFF8		
SEVTCMP	0C06		PWMx Primary Master Time Base Period Register (PTPER<15:0>) PWMx Special Event Compare Register (SEVTCMP12:0>) — —														0000	
MDC	0C0A							F	WMx Master	Duty Cycle R	egister (MDC<	:15:0>)						0000
STCON	0C0E	_	-	_	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0	0000
STCON2	0C10	—	—		_	_			-	—		—	-		F	PCLKDIV<2:0	>	0000
STPER	0C12							PWMx Sec	ondary Maste	Time Base F	Period Register	r (STPER<15:0)>)					FFF8
SSEVTCMP	0C14				F	PWMx Se	condary	Special Event	Compare Reg	gister (SSEVT	CMP<12:0>)				_	_	_	0000
CHOP	0C1A	CHPCLKEN	_	_	_	_	_	CHOPCLK6	CHOPCLK5	CHOPCLK4	CHOPCLK3	CHOPCLK2	CHOPCLK1	CHOPCLK0	—	_	_	0000
PWMKEY	0C1E							PWMx F	Protection Loc	k/Unlock Key	Register (PWI	MKEY<15:0>)						0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: PWM GENERATOR 1 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	_	—	MTBS	CAM	XPRES	IUE	0000
IOCON1	0C22	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON1	0C24	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC1	0C26							PWM1 Ger	nerator Duty C	ycle Registe	r (PDC1<15:	0>)						0000
PHASE1	0C28						PWM1 Primar	y Phase-Shift o	or Independent	Time Base	Period Regis	ster (PHASE1	<15:0>)					0000
DTR1	0C2A	_	_			PWM1 Dead-Time Register (DTR1<13:0>)												0000
ALTDTR1	0C2C	_	_					F	WM1 Alternat	e Dead-Time	e Register (A	LTDTR1<13:()>)					0000
SDC1	0C2E							PWM1 Sec	ondary Duty C	ycle Registe	er (SDC1<15	:0>)						0000
SPHASE1	0C30							PWM1 Secon	dary Phase-Sl	nift Register	(SPHASE1<	15:0>)						0000
TRIG1	0C32					PWM1 P	rimary Trigger (Compare Value	e Register (TR	GCMP<12:0	>)				_	_	_	0000
TRGCON1	0C34	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	DTM	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG1	0C36					PWM1 Sec	ondary Trigger	Compare Valu	e Register (ST	RGCMP<12	2:0>)				_	_	_	0000
PWMCAP1	0C38					PWM1	Primary Time E	Base Capture F	Register (PWM	CAP<12:0>)				_	_	_	0000
LEBCON1	0C3A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	—	—	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY1	0C3C	_	—	—	_			PWM1 Lea	ding-Edge Bla	inking Delay	Register (LE	B<8:0>)			_	—	_	0000
AUXCON1	0C3E	HRPDIS	HRDDIS		_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

TABLE 4-9: **PWM GENERATOR 2 REGISTER MAP**

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON2	0C40	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	_	_	MTBS	CAM	XPRES	IUE	0000
IOCON2	0C42	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON2	0C44	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC2	0C46							PWM2 Ge	nerator Duty C	ycle Registe	er (PDC2<15	i:0>)						0000
PHASE2	0C48						PWM2 Primar	y Phase-Shift	or Independen	t Time Base	Period Reg	ster (PHASE2	<15:0>)					0000
DTR2	0C4A	_														0000		
ALTDTR2	0C4C	_														0000		
SDC2	0C4E							PWM2 Sec	condary Duty C	ycle Registe	er (SDC2<1	5:0>)						0000
SPHASE2	0C50							PWM2 Secon	idary Phase-S	hift Register	(SPHASE2	<15:0>)						0000
TRIG2	0C52					PWM2 Pr	imary Trigger (Compare Value	e Register (TR	GCMP<12:0	>)				_	_	_	0000
TRGCON2	0C54	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	-	DTM	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG2	0C56					PWM2 Seco	ondary Trigger	Compare Valu	e Register (ST	RGCMP<12	2:0>)				_	_	—	0000
PWMCAP2	0C58					PWM2	Primary Time E	Base Capture F	Register (PWM	CAP<12:0>)				_	_	_	0000
LEBCON2	0C5A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	-	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY2	0C5C	_	_	_	_			PWM2 Lea	ading-Edge Bla	anking Delay	Register (L	EB<8:0>)			—	-	—	0000
AUXCON2	0C5E	HRPDIS	HRDDIS	_	_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_		CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: PWM GENERATOR 3 REGISTER MAP

Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0C60	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	-	_	MTBS	CAM	XPRES	IUE	0000
0C62	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
0C64	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
0C66							PWM3 Ger	nerator Duty C	ycle Register	r (PDC3<15:	0>)						0000
0C68						PWM3 Primar	y Phase-Shift o	r Independent	Time Base I	Period Regis	ter (PHASE3<	15:0>)					0000
0C6A	_	— PWM3 Dead-Time Register (DTR3<13:0>)														0000	
0C6C	_															0000	
0C6E							PWM3 Sec	ondary Duty C	ycle Registe	r (SDC3<15:	0>)						0000
0C70							PWM3 Second	dary Phase-Sh	nift Register (SPHASE3<	15:0>)						0000
0C72					PWM3 Pr	imary Trigger (Compare Value	Register (TR	GCMP<12:0	>)				_	_	_	0000
0C74	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	DTM	—	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
0C76					PWM3 Seco	ondary Trigger	Compare Value	e Register (ST	RGCMP<12	:0>)				_	_		0000
0C78					PWM3 F	Primary Time E	Base Capture R	Register (PWM	CAP<12:0>)					_	_		0000
0C7A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	—	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
0C7C	_	_	_				PWM3 Lea	ading-Edge Bla	anking Delay	Register (LE	EB<8:0>)			—	—	_	0000
0C7E	HRPDIS	HRDDIS	_	_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_		CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000
	0C60 0C62 0C64 0C66 0C68 0C6A 0C6C 0C6E 0C70 0C72 0C74 0C76 0C78 0C7A 0C7A	0C60 FLTSTAT 0C62 PENH 0C64 IFLTMOD 0C66 0C66 0C66 0C66 0C67 0C68 0C67 0C70 0C72 0C74 TRGDIV3 0C76 0C78 0C70 0C70	OC60 FLTSTAT CLSTAT 0C62 PENH PENL 0C64 IFLTMOD CLSRC4 0C66	OC60 FLTSTAT CLSTAT TRGSTAT 0C62 PENH PENL POLH 0C64 IFLTMOD CLSRC4 CLSRC3 0C66	OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN 0C62 PENH PENL POLH POLL 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 0C66	OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN 0C62 PENH PENL POLH POLL PMOD1 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 0C66	OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN TRGIEN 0C62 PENH PENL POLH POLL PMOD1 PMOD0 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 CLSRC0 0C66	OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN TRGIEN ITB 0C62 PENH PENL POLH POLL PMOD1 PMOD0 OVRENH 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 CLSRC0 CLPOL 0C66	OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN TRGIEN ITB MDCS 0C62 PENH PENL POLH POLL PMOD1 PMOD0 OVRENH OVRENL 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 CLSRC0 CLPOL CLMOD 0C66	OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN TRGIEN ITB MDCS DTC1 0C62 PENH PENL POLH POLL PMOD1 PMOD0 OVRENH OVRENL OVRAT1 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 CLSRC0 CLPOL CLMOD FLTSRC4 0C66	OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN TRGIEN ITB MDCS DTC1 DTC0 0C62 PENH PENL POLH POLL PMOD1 PMOD0 OVRENH OVRENL OVRDAT1 OVRDAT0 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 CLSRC0 CLPOL CLMOD FLTSRC4 FLTSRC3 0C66	OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN TRGIEN ITB MDCS DTC1 DTC0 — 0C62 PENH PENL POLH POLL PMOD1 PMOD0 OVRENH OVRENL OVRDAT1 OVRDAT0 FLTAT1 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 CLSRC0 CLPOL CLMOD FLTSRC4 FLTSRC3 FLTSRC2 0C66	Add Add <td>OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN TRGIEN ITB MDCS DTC1 DTC0 — — MTBS 0C62 PENH PENL POLH POLL PMOD1 PMOD0 OVRENH OVRENL OVRD11 OVRD10 FLTDAT1 FLTDAT0 CLDAT1 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 CLSRC0 CLPOL CLMOD FLTSRC4 FLTSRC3 FLTSRC2 FLTSRC1 FLTSRC0 0C66 </td> <td>Add Add Add<td>Image: Constraint of the constraint of the</td><td>And And A</td></td>	OC60 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN TRGIEN ITB MDCS DTC1 DTC0 — — MTBS 0C62 PENH PENL POLH POLL PMOD1 PMOD0 OVRENH OVRENL OVRD11 OVRD10 FLTDAT1 FLTDAT0 CLDAT1 0C64 IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 CLSRC0 CLPOL CLMOD FLTSRC4 FLTSRC3 FLTSRC2 FLTSRC1 FLTSRC0 0C66	Add Add <td>Image: Constraint of the constraint of the</td> <td>And And A</td>	Image: Constraint of the	And A

TABLE 4-11: PWM GENERATOR 4 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON4	0C80	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	_	—	MTBS	CAM	XPRES	IUE	0000
IOCON4	0C82	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON4	0C84	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC4	0C86							PWM4 Ger	nerator Duty C	ycle Registe	r (PDC4<15:	0>)						0000
PHASE4	0C88						PWM4 Primar	y Phase-Shift o	or Independent	Time Base	Period Regis	ster (PHASE4<	<15:0>)					0000
DTR4	0C8A		_		PWM4 Dead-Time Register (DTR4<13:0>)													0000
ALTDTR4	0C8C		_		PWM4 Dead- Ime Register (D1R4<13:0>) PWM4 Alternate Dead-Time Register (ALTDTR4<13:0>)													0000
SDC4	0C8E							PWM4 Sec	ondary Duty C	ycle Registe	er (SDC4<15	:0>)						0000
SPHASE4	0C90							PWM4 Secon	dary Phase-Sh	nift Register	(SPHASE4<	15:0>)						0000
TRIG4	0C92					PWM4 Pi	rimary Trigger	Compare Value	e Register (TRO	GCMP<12:0	>)				_	_	—	0000
TRGCON4	0C94	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	DTM	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG4	0C96					PWM4 Sec	ondary Trigger	Compare Valu	e Register (ST	RGCMP<12	2:0>)				_	_	—	0000
PWMCAP4	0C98					PWM4	Primary Time B	Base Capture F	Register (PWM	CAP<12:0>))				_	_	—	0000
LEBCON4	0C9A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	_	—	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY4	0C9C	_	—	—	_			PWM4 Lea	ading-Edge Bla	nking Delay	Register (LE	EB<8:0>)			—	—	_	0000
AUXCON4	0C9E	HRPDIS	HRDDIS	—	-	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: PWM GENERATOR 5 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON5	0CA0	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	—	_	MTBS	CAM	XPRES	IUE	0000
IOCON5	0CA2	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON5	0CA4	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC5	0CA6							PWM5 Ge	nerator Duty C	ycle Registe	er (PDC5<15	:0>)						0000
PHASE5	0CA8						PWM5 Primar	y Phase-Shift	or Independen	t Time Base	Period Regi	ster (PHASE5	<15:0>)					0000
DTR5	0CAA	_	PWM5 Primary Phase-Shift or Independent Time Base Period Register (PHASE5<15:0>) — — — — — — — — PWM5 Dead-Time Register (DTR5<13:0>) — — PWM5 Alternate Dead-Time Register (ALTDTR5<13:0>)															0000
ALTDTR5	0CAC	_	— — PWM5 Alternate Dead-Time Register (ALTDTR5<13:0>)															0000
SDC5	0CAE							PWM5 Sec	condary Duty C	ycle Registe	er (SDC5<15	5:0>)						0000
SPHASE5	0CB0							PWM5 Secor	ndary Phase-Sh	nift Register	(SPHASE5<	<15:0>)						0000
TRIG5	0CB2					PWM5 Pr	imary Trigger (Compare Value	e Register (TR	GCMP<12:0	>)				_	_	_	0000
TRGCON5	0CB4	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	DTM	—	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG5	0CB6					PWM5 Seco	ondary Trigger	Compare Valu	ie Register (ST	RGCMP<12	2:0>)				_	_	_	0000
PWMCAP5	0CB8					PWM5	Primary Time E	Base Capture F	Register (PWM	CAP<12:0>))				_	—	_	0000
LEBCON5	0CBA	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	_	_	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY5	0CBC	_	—	—	_			PWM5 Lea	ading-Edge Bla	inking Delay	Register (Ll	EB<8:0>)			_	—	_	0000
AUXCON5	0CBE	HRPDIS	HRDDIS	_	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

TABLE 4-13: I2C1 AND I2C2 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1CONL	0200	I2CEN	_	I2CSIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1CONH	0202	_	_	_	_	—	_	—	_	_	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
I2C1STAT	0204	ACKSTAT	TRSTAT	ACKTIM	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	0206	_	_	_	_	—	_					I2C1 Addre	ess Register					0000
I2C1MSK	0208	_	_	_	_	—	_				I2C1 SI	ave Mode A	ddress Mask	Register				0000
I2C1BRG	020A							Baud Rate Generator Register										
I2C1TRN	020C	_	—	_	_	—	_											
I2C1RCV	020E	_	_	_	_	—	_	—	_				I2C1 Receiv	ve Register				0000
I2C2CON1	0210	I2CEN	_	I2CSIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2CON2	0212	_	_	_	_	—	_	—	_	_	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
I2C2STAT	0214	ACKSTAT	TRSTAT	ACKTIM	_	—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C2ADD	0216	_	_	_	_	—	_					I2C2 Addre	ess Register					0000
I2C2MSK	0218	_	_	_	_	—	_				12C2 SI	ave Mode A	ddress Mask	Register				0000
I2C2BRG	021A							E	aud Rate (Generator R	legister							0000
I2C2TRN	021C	_		_	_		_	_	_				I2C2 Transr	nit Register				OOFF
I2C2RCV	021E	_	_		—	—	_	_	_				I2C2 Receiv	ve Register				0000
Legend:	- unim	nlomontod	read as 'o'	Ponot vol	ues are sho	un in hour	decimal	•										

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: UART1 AND UART2 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110			
U1TXREG	0224	_	_	_	_	_	_	UART1 Transmit Register													
U1RXREG	0226	_	_	_	_	_	_	_													
U1BRG	0228							Baud Rate	Generate	or Prescaler	Register							0000			
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110			
U2TXREG	0234	_	_	_	_	_	—	_				UART2 1	Fransmit Re	gister				XXXX			
U2RXREG	0236	_	_	_	_	_	—	_				UART2 I	Receive Re	gister				0000			
U2BRG	0238							Baud Rate	UART2 Receive Register Baud Rate Generator Prescaler Register												

TABLE 4-15: SPI1 AND SPI2 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	—	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	SPIBEN	0000
SPI1BUF	0248							SPI1 Tra	nsmit and R	eceive Buff	er Register	r						0000
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262		_	—	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL		_	_	_	_	_	_	_	_	_	_	FRMDLY	SPIBEN	0000
SPI2BUF	0268							SPI2 Tra	nsmit and R	eceive Buff	er Register							0000

TABLE 4-16: ADC REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON1L	0300	ADON	_	ADSIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
ADCON1H	0302	_	_	_	_	_	_	_	_	FORM	SHRRES1	SHRRES0	_	_	_	_	_	0060
ADCON2L	0304	REFCIE	REFERCIE	_	EIEN	_	SHREISEL2	SHREISEL1	SHREISEL0	_	SHRADCS6	SHRADCS5	SHRADCS4	SHRADCS3	SHRADCS2	SHRADCS1	SHRADCS0	0000
ADCON2H	0306	REFRDY	REFERR	_	-	_	_	SHRSAMC9	SHRSAMC8	SHRSAMC7	SHRSAMC6	SHRSAMC5	SHRSAMC4	SHRSAMC3	SHRSAMC2	SHRSAMC1	SHRSAMC0	0000
ADCON3L	0308	REFSEL2	REFSEL1	REFSEL0	SUSPEND	SUSPCIE	SUSPRDY	SHRSAMP	CNVRTCH	SWLCTRG	SWCTRG	CNVCHSEL5	CNVCHSEL4	CNVCHSEL3	CNVCHSEL2	CNVCHSEL1	CNVCHSEL0	0000
ADCON3H	030A	CLKSEL1	CLKSEL0	CLKDIV5	CLKDIV4	CLKDIV3	CLKDIV2	CLKDIV1	CLKDIV0	SHREN	-	-	-	C3EN	C2EN	C1EN	COEN	0000
ADCON4L	030C	-	_	-	_	SYNCTRG3	SYNCTRG2	SYNCTRG1	SYNCTRG0	_	_	_	_	SAMC3EN	SAMC2EN	SAMC1EN	SAMC0EN	0000
ADCON4H	030E		_		_				_	C3CHS1	C3CHS0	C2CHS1	C2CHS0	C1CHS1	C1CHS0	C0CHS1	C0CHS0	0000
ADMOD0L	0310	DIFF7	SIGN7	DIFF6	SIGN6	DIFF5	SIGN5	DIFF3	SIGN4	DIFF3	SIGN3	DIFF2	SIGN2	DIFF1	SIGN1	DIFF0	SIGN0	0000
ADMOD0H	0312	DIFF15 ⁽¹⁾	SIGN15 ⁽¹⁾	DIFF14 ⁽²⁾	SIGN14 ⁽²⁾	DIFF13 ⁽¹⁾	SIGN13 ⁽¹⁾	DIFF12 ⁽²⁾	SIGN12 ⁽²⁾	DIFF11 ⁽²⁾	SIGN11 ⁽²⁾	DIFF10 ⁽²⁾	SIGN10 ⁽²⁾	DIFF9 ⁽²⁾	SIGN9 ⁽²⁾	DIFF8 ⁽²⁾	SIGN8 ⁽²⁾	0000
ADMOD1L	0314	_	-	_	-	DIFF21	SIGN21	DIFF20	SIGN20	DIFF19	SIGN19	DIFF18	SIGN18	DIFF17 ⁽²⁾	SIGN17 ⁽²⁾	DIFF16 ⁽¹⁾	SIGN16 ⁽¹⁾	0000
ADIEL	0320	IE15 ⁽¹⁾	IE14 ⁽²⁾	IE13 ⁽¹⁾	IE12 ⁽²⁾	IE11 ⁽²⁾	IE10 ⁽²⁾	IE9 ⁽²⁾	IE8 ⁽²⁾	IE7	IE6	IE5	IE4	IE3	IE2	IE1	IE0	0000
ADIEH	0322	-	_		_	-	-	-	_	_	-	IE21	IE20	IE19	IE18	IE17 ⁽²⁾	IE16 ⁽¹⁾	0000
ADSTATL	0330	AN15RDY ⁽¹⁾	AN14RDY ⁽²⁾	AN13RDY ⁽¹⁾	AN12RDY ⁽²⁾	AN11RDY ⁽²⁾	AN10RDY ⁽²⁾	AN9RDY ⁽²⁾	AN8RDY ⁽²⁾	AN7RDY	AN6RDY	AN5RDY	AN4RDY	AN3RDY	AN2RDY	AN1RDY	ANORDY	0000
ADSTATH	0332		_		_	-	-	-	_	_	_	AN21RDY	AN20RDY	AN19RDY	AN18RDY	AN17RDY ⁽²⁾	AN16RDY ⁽¹⁾	0000
ADCMP0ENL	0338	CMPEN15(1)	CMPEN14 ⁽²⁾	CMPEN13(1)	CMPEN12(2)	CMPEN11 ⁽²⁾	CMPEN10 ⁽²⁾	CMPEN9 ⁽²⁾	CMPEN8 ⁽²⁾	CMPEN7	CMPEN6	CMPEN5	CMPEN4	CMPEN3	CMPEN2	CMPEN1	CMPEN0	0000
ADCMP0ENH	033A	_	_	_	_	_	_	_	_	_	-	CMPEN21	CMPEN20	CMPEN19	CMPEN18	CMPEN17 ⁽²⁾	CMPEN16(1)	0000
ADCMP0LO	033C											0000						
ADCMP0HI	033E					ADC Comparator 0 Low Value Register ADC Comparator 0 High Value Register												0000
ADCMP1ENL	0340	CMPEN15(1)	CMPEN14(2)	CMPEN13(1)	CMPEN12(2)	CMPEN11 ⁽²⁾	CMPEN10 ⁽²⁾	CMPEN9 ⁽²⁾	CMPEN8 ⁽²⁾	CMPEN7	CMPEN6	CMPEN5	CMPEN4	CMPEN3	CMPEN2	CMPEN1	CMPEN0	0000
ADCMP1ENH	0342		_		_	-	-	-	_	_	_	CMPEN21	CMPEN20	CMPEN19	CMPEN18	CMPEN17 ⁽²⁾	CMPEN16 ⁽¹⁾	0000
ADCMP1LO	0344							AI	DC Comparator	1 Low Value Re	egister							0000
ADCMP1HI	0346							A	DC Comparator 1	1 High Value Re	egister							0000
ADFLDAT	0368								ADC Filter 0 Res	sults Data Regi	ister							0000
ADFL1CON	036A	FLEN	MODE1	MODE0	OVRSAM2	OVRSAM1	OVRSAM0	IE	RDY	_	_	_	FLCHSEL4	FLCHSEL3	FLCHSEL2	FLCHSEL1	FLCHSEL0	0000
ADFL1DAT	0368								ADC Filter 1 Res	sults Data Regi	ister			1				0000
ADFL0CON	036A	FLEN	MODE1	MODE0	OVRSAM2	OVRSAM1	OVRSAM0	IE	RDY	_	_	_	FLCHSEL4	FLCHSEL3	FLCHSEL2	FLCHSEL1	FLCHSEL0	0000
ADTRIGOL	0380	_	_	_			TRGSRC1<4:0	>		_	_	_			TRGSRC0<4:0>			0000
ADTRIG0H	0382	_	_	_			TRGSRC3<4:0	>		_	_	_			TRGSRC2<4:0>	,		0000
ADTRIG1L	0384	_	_	_			TRGSRC5<4:0	>		_	_	_			TRGSRC4<4:0>			0000
ADTRIG1H	0386	_	_	_			TRGSRC7<4:0			_	_	_			TRGSRC6<4:0>			0000
ADTRIG2L	0388	_	_	_			TRGSRC9<4:0			_	_	_			TRGSRC8<4:0>	,		0000
ADTRIG2H	038A	_	_	_			TRGSRC11<4:			_	-	_			RGSRC10<4:0	>		0000
ADTRIG3L	038C	_	_	_			TRGSRC13<4:			_	_	_			RGSRC12<4:0			0000
ADTRIG3H	038E	_	_	_			TRGSRC15<4:			_	_	_			RGSRC14<4:0			0000
ADTRIG4L	0390	_	_	_			TRGSRC17<4:			_	_	_			RGSRC16<4:0			0000
ADTRIG4H	0392	_	_	_			TRGSRC19<4:			_	_	_			RGSRC18<4:0			0000
-	0394	_	_	_			TRGSRC21<4:			_	_	_			RGSRC20<4:0			0000
ADTRIG5				_				•			_	_						0000
ADTRIG5L ADCMP0CON	03A0		_	_	CHNL4	CHNL3	CHNL2	CHNL1	CHNL0	CMPEN	IE	STAT	BTWN	HIHI	HILO	LOHI	LOLO	0000

--- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: Implemented on dsPIC33EPXXGS506 devices only.

Implemented on dsPIC33EPXXGS504/505 and dsPIC33EPXXGS506 devices only. 2:

TABLE 4-16: ADC REGISTER MAP (CONTINUED)

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADLVLTRGL	03D0	LVLEN15 ⁽¹⁾	LVLEN14	LVLEN13 ⁽¹⁾	LVLEN12 ⁽²⁾	LVLEN11 ⁽²⁾	LVLEN10 ⁽²⁾	LVLEN9 ⁽²⁾	LVLEN8 ⁽²⁾	LVLEN7	LVLEN6	LVLEN5	LVLEN4	LVLEN3	LVLEN2	LVLEN1	LVLEN0	0000
ADLVLTRGH	03D2	_	_	_	_	_	_	_	_	_	_	LVLEN21	LVLEN20	LVLEN19	LVLEN18	LVLEN17 ⁽²⁾	LVLEN16 ⁽¹⁾	0000
ADCORE0L	03D4	_	_	_	_	_	_					SAMO	<9:0>					0000
ADCORE0H	03D6	_	_	_	EISEL2	EISEL1	EISEL0	RES1	RES0	_	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
ADCORE1L	03D8	_	_	_	_	_	_					SAMO	<9:0>					0000
ADCORE1H	03DA	-	-	-	EISEL2	EISEL1	EISEL0	RES1	RES0	-	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
ADCORE2L	03DC	_	_	_	_	_	_					SAMO	<9:0>					0000
ADCORE2H	03DE	_	_	_	EISEL2	EISEL1	EISEL0	RES1	RES0	_	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
ADCORE3L	03E0	_	_	-	_	_	_					SAMO	<9:0>					0000
ADCORE3H	03E2	_	_	_	EISEL2	EISEL1	EISEL0	RES1	RES0	_	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
ADEIEL	03F0	EIEN15 ⁽¹⁾	EIEN14 ⁽²⁾	EIEN13 ⁽¹⁾	EIEN12 ⁽²⁾	EIEN11 ⁽²⁾	EIEN10 ⁽²⁾	EIEN9 ⁽²⁾	EIEN8 ⁽²⁾	EIEN7	EIEN6	EIEN5	EIEN4	EIEN3	EIEN2	EIEN1	EIEN0	0000
ADEIEH	03F2	_	_	_	_	_	_	_	_	_	_	EIEN21	EIEN20	EIEN19	EIEN18	EIEN17 ⁽²⁾	EIEN16 ⁽¹⁾	0000
ADEISTATL	03F8	EISTAT15 ⁽¹⁾	EISTAT14 ⁽²⁾	EISTAT13(1)	EISTAT12(2)	EISTAT11 ⁽²⁾	EISTAT10 ⁽²⁾	EISTAT9 ⁽²⁾	EISTAT8 ⁽²⁾	EISTAT7	EISTAT6	EISTAT5	EISTAT4	EISTAT3	EISTAT2	EISTAT1	EISTAT0	0000
ADEISTATH	03FA	_	EISTAT21 EISTAT20 EISTAT19 EISTAT18 EISTAT17 ⁽²⁾ EISTAT16 DY C3RDY C2RDY C1RDY CORDY SHRPWR C3PWR C2PWR C1PWR C0PWR C3PWR C1PWR C0PWR C0PWR C3PWR C2PWR C0PWR C0PWR C3PWR C2PWR C0PWR C0PWR C3PWR C2PWR C0PWR C0PWR C3PWR C1PWR C0PWR C0PWR C3PWR C1PWR C0PWR C0PWR C3PWR C1PWR C0PWR															0000
ADCON5L	0400	SHRRDY	DY C3RDY C2RDY C1RDY C0RDY SHRPWR C3PWR C2PWR C1PWR C0PWR C3PWR C1PWR C0PWR C0PWR C0PWR C1PWR C0PWR C0PWR C0PWR C1PWR C0PWR C0PWR															0000
ADCON5H	0402	_	- - - WARMTIME3 WARMTIME2 WARMTIME1 WARMTIME0 SHRCIE - - C3CIE C2CIE C1CIE C0CIE RDY - - - - - - - CAL10KIP CAL10KIP CAL0RUP - - CAL0SKIP CAL0DIFF CAL0RUP															0000
ADCAL0L	0404	CAL1RDY	- - - WARMTIME3 WARMTIME2 WARMTIME1 WARMTIME0 SHRCIE - - C3CIE C2CIE C1CIE C0CIE IRDY - - - - - - CALOSKIP CAL10IFF CAL1EN CAL0RUN CAL0RUN - - - CAL0SKIP CAL0DIFF CAL0RUN															0000
ADCAL0H	0406	CAL3RDY	RDY CAL1SKIP CAL1DIFF CAL1EN CALORDY CALOSKIP CALODIFF CALOEN CALORUN IRDY CALOSKIP CALODIFF CALOEN CALORUN IRDY CALOSKIP CALODIFF CALOEN CALORUN															0000
ADCAL1H	040A	CSHRRDY	IRDY CAL1SKIP CAL1DIFF CAL1EN CAL0RDY CAL0SKIP CAL0DIFF CAL0EN CAL0RL 0RDY CAL0SKIP CAL0DIFF CAL0EN CAL0RL 0RDY CAL0SKIP CAL2DIFF CAL2EN CAL2RL															0000
ADCBUF0	040C								ADC Da	ta Buffer 0								0000
ADCBUF1	040E								ADC Da	ta Buffer 1								0000
ADCBUF2	0410								ADC Da	ta Buffer 2								0000
ADCBUF3	0412								ADC Da	ta Buffer 3								0000
ADCBUF4	0414								ADC Da	ta Buffer 4								0000
ADCBUF5	0416								ADC Da	ta Buffer 5								0000
ADCBUF6	041B								ADC Da	ta Buffer 6								0000
ADCBUF7	041A								ADC Da	ta Buffer 7								0000
ADCBUF8	041C								ADC Da	ta Buffer 8								0000
ADCBUF9	041E								ADC Da	ta Buffer 9								0000
ADCBUF10	0420								ADC Dat	a Buffer 10								0000
ADCBUF11	0422								ADC Dat	a Buffer 11								0000
ADCBUF12	0424								ADC Dat	a Buffer 12								0000
ADCBUF13	0426								ADC Dat	a Buffer 13								0000
ADCBUF14	0428								ADC Dat	a Buffer 14								0000
ADCBUF15	042A									a Buffer 15								0000
ADCBUF16	042C									a Buffer 16								0000
ADCBUF17	042E								ADC Dat	a Buffer 17								0000
ADCBUF18	0430									a Buffer 18								0000
ADCBUF19	0432									a Buffer 19								0000
ADCBUF20	0434									a Buffer 20								0000
ADCBUF21	0436									a Buffer 21								0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1:

1: Implemented on dsPIC33EPXXGS506 devices only. 2: Implemented on dsPIC33EPXXGS504/505 and dsPIC33EPXXGS506 devices only.

TABLE 4-17: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXGS502 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0670	_	_	RP33R5	RP33R4	RP33R3	RP33R2	RP33R1	RP33R0	-	—	RP32R5	RP32R4	RP32R3	RP32R2	RP32R1	RP32R0	0000
RPOR1	0672	_	_	RP35R5	RP35R4	RP35R3	RP35R2	RP35R1	RP35R0	_	_	RP34R5	RP34R4	RP34R3	RP34R2	RP34R1	RP34R0	0000
RPOR2	0674	—		RP37R5	RP37R4	RP37R3	RP37R2	RP37R1	RP37R0		-	RP36R5	RP36R4	RP36R3	RP36R2	RP36R1	RP36R0	0000
RPOR3	0676	—		RP39R5	RP39R4	RP39R3	RP39R2	RP39R1	RP39R0		-	RP38R5	RP38R4	RP38R3	RP38R2	RP38R1	RP38R0	0000
RPOR4	0678	—		RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0		—	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0	0000
RPOR5	067A	—		RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0		—	RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0	0000
RPOR6	067C	_	_	RP45R5	RP45R4	RP45R3	RP45R2	RP45R1	RP45R0	-	_	RP44R5	RP44R4	RP44R3	RP44R2	RP44R1	RP44R0	0000
RPOR7	067E	—		RP47R5	RP47R4	RP47R3	RP47R2	RP47R1	RP47R0		—	RP46R5	RP46R4	RP46R3	RP46R2	RP46R1	RP46R0	0000
RPOR16	0690	—		RP177R5	RP177R4	RP177R3	RP177R2	RP177R1	RP177R0	-	—	RP176R5	RP176R4	RP176R3	RP176R2	RP176R1	RP176R0	0000
RPOR17	0692	—		RP179R5	RP179R4	RP179R3	RP179R2	RP179R1	RP179R0		—	RP178R5	RP178R4	RP178R3	RP178R2	RP178R1	RP178R0	0000
RPOR18	0694	—	_	RP181R5	RP181R4	RP181R3	RP181R2	RP181R1	RP181R0	—	—	RP180R5	RP180R4	RP180R3	RP180R2	RP180R1	RP180R0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXGS504/505 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0670	_	_	RP33R5	RP33R4	RP33R3	RP33R2	RP33R1	RP33R0	_	_	RP32R5	RP32R4	RP32R3	RP32R2	RP32R1	RP32R0	0000
RPOR1	0672	_	_	RP35R5	RP35R4	RP35R3	RP35R2	RP35R1	RP35R0	-	—	RP34R5	RP34R4	RP34R3	RP34R2	RP34R1	RP34R0	0000
RPOR2	0674	_	_	RP37R5	RP37R4	RP37R3	RP37R2	RP37R1	RP37R0	-	—	RP36R5	RP36R4	RP36R3	RP36R2	RP36R1	RP36R0	0000
RPOR3	0676	_	_	RP39R5	RP39R4	RP39R3	RP39R2	RP39R1	RP39R0	-	—	RP38R5	RP38R4	RP38R3	RP38R2	RP38R1	RP38R0	0000
RPOR4	0678	_	_	RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0	-	—	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0	0000
RPOR5	067A	_	_	RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0	-	—	RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0	0000
RPOR6	067C	—	_	RP45R5	RP45R4	RP45R3	RP45R2	RP45R1	RP45R0	_	_	RP44R5	RP44R4	RP44R3	RP44R2	RP44R1	RP44R0	0000
RPOR7	067E	-	—	RP47R5	RP47R4	RP47R3	RP47R2	RP47R1	RP47R0	-	_	RP46R5	RP46R4	RP46R3	RP46R2	RP46R1	RP46R0	0000
RPOR8	0680	—	_	RP49R5	RP49R4	RP49R3	RP49R2	RP49R1	RP49R0	_	_	RP48R5	RP48R4	RP48R3	RP48R2	RP48R1	RP48R0	0000
RPOR9	0682	—	_	RP51R5	RP51R4	RP51R3	RP51R2	RP51R1	RP51R0	_	_	RP50R5	RP50R4	RP50R3	RP50R2	RP50R1	RP50R0	0000
RPOR10	0684	—	_	RP53R5	RP53R4	RP53R3	RP53R2	RP53R1	RP53R0	_	_	RP52R5	RP52R4	RP52R3	RP52R2	RP52R1	RP52R0	0000
RPOR11	0686	—	_	RP55R5	RP55R4	RP55R3	RP55R2	RP55R1	RP55R0	_	_	RP54R5	RP54R4	RP54R3	RP54R2	RP54R1	RP54R0	0000
RPOR12	0688	—	_	RP57R5	RP57R4	RP57R3	RP57R2	RP57R1	RP57R0	_	_	RP56R5	RP56R4	RP56R3	RP56R2	RP56R1	RP56R0	0000
RPOR13	068A	_	-	RP59R5	RP59R4	RP59R3	RP59R2	RP59R1	RP59R0	_		RP58R5	RP58R4	RP58R3	RP58R2	RP58R1	RP58R0	0000
RPOR14	068C	_	-	RP61R5	RP61R4	RP61R3	RP61R2	RP61R1	RP61R0	_		RP60R5	RP60R4	RP60R3	RP60R2	RP60R1	RP60R0	0000
RPOR16	0690	_	_	RP177R5	RP177R4	RP177R3	RP177R2	RP177R1	RP177R0	_		RP176R5	RP176R4	RP176R3	RP176R2	RP176R1	RP176R0	0000
RPOR17	0692	_	_	RP179R5	RP179R4	RP179R3	RP179R2	RP179R1	RP179R0	_		RP178R5	RP178R4	RP178R3	RP178R2	RP178R1	RP178R0	0000
RPOR18	0694	_	-	RP181R5	RP181R4	RP181R3	RP181R2	RP181R1	RP181R0	_	_	RP180R5	RP180R4	RP180R3	RP180R2	RP180R1	RP180R0	0000

© 2013-2015 Microchip Technology Inc.

IADLE	4-13.	FEN			SELECT	OUTFU	I KLOK			USFIC	JJJLF	XXG220						
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0670	_	—	RP33R5	RP33R4	RP33R3	RP33R2	RP33R1	RP33R0			RP32R5	RP32R4	RP32R3	RP32R2	RP32R1	RP32R0	0000
RPOR1	0672		-	RP35R5	RP35R4	RP35R3	RP35R2	RP35R1	RP35R0		—	RP34R5	RP34R4	RP34R3	RP34R2	RP34R1	RP34R0	0000
RPOR2	0674	Ι	_	RP37R5	RP37R4	RP37R3	RP37R2	RP37R1	RP37R0	_	_	RP36R5	RP36R4	RP36R3	RP36R2	RP36R1	RP36R0	0000
RPOR3	0676		_	RP39R5	RP39R4	RP39R3	RP39R2	RP39R1	RP39R0	_	_	RP38R5	RP38R4	RP38R3	RP38R2	RP38R1	RP38R0	0000
RPOR4	0678	Ι	_	RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0	_	_	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0	0000
RPOR5	067A	Ι	_	RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0	_	_	RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0	0000
RPOR6	067C	Ι	_	RP45R5	RP45R4	RP45R3	RP45R2	RP45R1	RP45R0	_	_	RP44R5	RP44R4	RP44R3	RP44R2	RP44R1	RP44R0	0000
RPOR7	067E		_	RP47R5	RP47R4	RP47R3	RP47R2	RP47R1	RP47R0	_	_	RP46R5	RP46R4	RP46R3	RP46R2	RP46R1	RP46R0	0000
RPOR8	0680	_	_	RP49R5	RP49R4	RP49R3	RP49R2	RP49R1	RP49R0	_		RP48R5	RP48R4	RP48R3	RP48R2	RP48R1	RP48R0	0000
RPOR9	0682	Ι	_	RP51R5	RP51R4	RP51R3	RP51R2	RP51R1	RP51R0	_	_	RP50R5	RP50R4	RP50R3	RP50R2	RP50R1	RP50R0	0000
RPOR10	0684	Ι	_	RP53R5	RP53R4	RP53R3	RP53R2	RP53R1	RP53R0	_	_	RP52R5	RP52R4	RP52R3	RP52R2	RP52R1	RP52R0	0000
RPOR11	0686	Ι	_	RP55R5	RP55R4	RP55R3	RP55R2	RP55R1	RP55R0	_	_	RP54R5	RP54R4	RP54R3	RP54R2	RP54R1	RP54R0	0000
RPOR12	0688	Ι	_	RP57R5	RP57R4	RP57R3	RP57R2	RP57R1	RP57R0	_	_	RP56R5	RP56R4	RP56R3	RP56R2	RP56R1	RP56R0	0000
RPOR13	068A	Ι	_	RP59R5	RP59R4	RP59R3	RP59R2	RP59R1	RP59R0	_	_	RP58R5	RP58R4	RP58R3	RP58R2	RP58R1	RP58R0	0000
RPOR14	068C	Ι	_	RP61R5	RP61R4	RP61R3	RP61R2	RP61R1	RP61R0	_	_	RP60R5	RP60R4	RP60R3	RP60R2	RP60R1	RP60R0	0000
RPOR15	068E	_	—	RP63R5	RP63R4	RP63R3	RP63R2	RP63R1	RP63R0	_	_	RP62R5	RP62R4	RP62R3	RP62R2	RP62R1	RP62R0	0000
RPOR16	0690	_	—	RP177R5	RP177R4	RP177R3	RP177R2	RP177R1	RP177R0	_	_	RP176R5	RP176R4	RP176R3	RP176R2	RP176R1	RP176R0	0000
RPOR17	0692	_	—	RP179R5	RP179R4	RP179R3	RP179R2	RP179R1	RP179R0	_	_	RP178R5	RP178R4	RP178R3	RP178R2	RP178R1	RP178R0	0000
RPOR18	0694	_	—	RP181R5	RP181R4	RP181R3	RP181R2	RP181R1	RP181R0	_	_	RP180R5	RP180R4	RP180R3	RP180R2	RP180R1	RP180R0	0000

TABLE 4-19: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXGS506 DEVICES

TABLE 4-20: PERIPHERAL PIN SELECT INPUT REGISTER MAP

SFR	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
Name	Auur.	BILIS	DIL 14	BILIS	DIL 12	BILTI	BILIV	Dit 9	Bit o	Bit /	BILO	Bit 5	DIL 4	ыгэ	DIL Z	ыл	Bit V	Resets
RPINR0	06A0				INT1F	R<7:0>				—	—	_	_	_	_	_	_	0000
RPINR1	06A2	_	_	_	_	_	_	_	_				INT2	R<7:0>				0000
RPINR2	06A4				T1CKF	R<7:0>				-			_	_	_	_	_	0000
RPINR3	06A6	T3CKR7	T3CKR6	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0	T2CKR7	T2CKR6	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	0000
RPINR7	06AE	IC2R7	IC2R6	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	IC1R7	IC1R6	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	0000
RPINR8	06B0	IC4R7	IC4R6	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	IC3R7	IC3R6	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	0000
RPINR11	06B6	_	_	_	_	_	_	_	_				OCFA	R<7:0>				0000
RPINR12	06B8	FLT2R7	FLT2R6	FLT2R5	FLT2R4	FLT2R3	FLT2R2	FLT2R1	FLT2R0	FLT1R7	FLT1R6	FLT1R5	FLT1R4	FLT1R3	FLT1R2	FLT1R1	FLT1R0	0000
RPINR13	06BA	FLT4R7	FLT4R6	FLT4R5	FLT4R4	FLT4R3	FLT4R2	FLT4R1	FLT4R0	FLT3R7	FLT3R6	FLT3R5	FLT3R4	FLT3R3	FLT3R2	FLT3R1	FLT3R0	0000
RPINR18	06C4	U1CTSR7	U1CTSR6	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTS0	U1RXR7	U1RXR6	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	0000
RPINR19	06C6	U2CTSR7	U2CTSR6	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0	U2RXR7	U2RXR6	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	0000
RPINR20	06C8	SCK1INR7	SCK1INR6	SCK1INR5	SCK1INR4	SCK1INR3	SCK1INR2	SCK1INR1	SCK1INR0	SDI1R7	SDI1R6	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	0000
RPINR21	06CA	_	_	_	_	_	_	_	_				SS1F	R<7:0>				0000
RPINR22	06CC	SCK2INR7	SCK2INR6	SCK2INR5	SCK2INR4	SCK2INR3	SCK2INR2	SCK2INR1	SCK2INR0	SDI2R7	SDI2R6	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	0000
RPINR23	06CE	_	_	_	_	_	_	_	_				SS2F	R<7:0>				0000
RPINR37	06EA				SYNCI1	IR<7:0>				-			_	_	_	_	_	0000
RPINR38	06EC	_	—	—	_	_	_	_	—				SYNC	2R<7:0>				0000
RPINR42	06F4	FLT6R7	FLT6R6	FLT6R5	FLT6R4	FLT6R3	FLT6R2	FLT6R1	FLT6R0	FLT5R7	FLT5R6	FLT5R5	FLT5R4	FLT5R3	FLT5R2	FLT5R1	FLT5R0	0000
RPINR43	06F6	FLT8R7	FLT8R6	FLT8R5	FLT8R4	FLT8R3	FLT8R2	FLT8R1	FLT8R0	FLT7R7	FLT7R6	FLT7R5	FLT7R4	FLT7R3	FLT7R2	FLT7R1	FLT7R0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2013-2015 Microchip Technology Inc.

TABLE 4-21: NVM REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	NVMSIDL	SFTSWP	P2ACTIV	RPDF	URERR	_				NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMADR	072A								NVMADR<	15:0>								0000
NVMADRU	072C	_	_	—	_	_	_	_	—				NVMAD)R<23:16>				0000
NVMKEY	072E		_	_	_	_	_	_	_				NVMK	(EY<7:0>				0000
NVMSRCADR	0730					NVM S	Source Data	Address I	Register, Lo	wer Word	(NVMSRC	ADR<15:0	>)					0000
NVMSRCADRH	0732	_	—	—	_	_	_	_	—	NVI	M Source D	ata Addre	ss Registe	er, Upper By	rte (NVMSF	RCADR<23	:16>	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-22: SYSTEM CONTROL REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR		—	VREGSF	_	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742		COSC2	COSC1	COSC0		NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	_	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	PLLPOST1	PLLPOST0	_	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0	3040
PLLFBD	0746			_	_		_	_				PLL	DIV<8:0>					0030
OSCTUN	0748			_	_		_	_	_	_	_			TUN	<5:0>			0000
LFSR	074C								LF	SR<14:0>								0000
REFOCON	074E	ROON		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_	_	_	_	_	_	0000
ACLKCON	0750	ENAPLL	APLLCK	SELACLK	_	_	APSTSCLR2	APSTSCLR1	APSTSCLR0	ASRCSEL	FRCSEL	—		_		_		2740

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration fuses.

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	_	PWMMD	_	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD		—	ADCMD	0000
PMD2	0762		_	_	_	IC4MD	IC3MD	IC2MD	IC1MD	-	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764		_	_	_	_	CMPMD	_	_	-	_	_	_	_	_	I2C2MD	_	0000
PMD4	0766		_	_	_	_	_	-	_	-	_	_	_	REFOMD	_	_	_	0000
PMD6	076A		_	_	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD	-	_	_	_	_	_	_	_	0000
PMD7	076C	_	_	—	_	CMP4MD	CMP3MD	CMP2MD	CMP1MD	_			_	_		PGA1MD		0000
PMD8	076E	_	_	_	_	—	PGA2MD	ABGMD	—	_	_	_	_		_	CCSMD	-	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-24: CONSTANT-CURRENT SOURCE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ISRCCON	0500	ISRCEN	—	-	_		OUTSEL2	OUTSEL1	OUTSEL0	—	—	ISRCCAL5	ISRCCAL4	ISRCCAL3	ISRCCAL2	ISRCCAL1	ISRCCAL0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-25: PROGRAMMABLE GAIN AMPLIFIER REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PGA1CON	0504	PGAEN	PGAOEN	SELPI2	SELPI1	SELPI0	SELNI2	SELNI1	SELNI0				_		GAIN2	GAIN1	GAIN0	0000
PGA1CAL	0506	_	_	_	_	_	_	_	_	_	_			PGACA	L<5:0>			0000
PGA2CON	0508	PGAEN	PGAOEN	SELPI2	SELPI1	SELPI0	SELNI2	SELNI1	SELNI0	_	_	_	—	—	GAIN2	GAIN1	GAIN0	0000
PGA2CAL	050A	_	—	—	_	—	—	_	_	—	_			PGACA	L<5:0>			0000

TABLE 4-26: ANALOG COMPARATOR REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMP1CON	0540	CMPON		CMPSIDL	HYSSEL1	HYSSEL0	FLTREN	FCLKSEL	DACOE	INSEL1	INSEL0	EXTREF	HYSPOL	CMPSTAT	ALTINP	CMPPOL	RANGE	0000
CMP1DAC	0542	_		_							CMREF	<11:0>						0000
CMP2CON	0544	CMPON		CMPSIDL	HYSSEL1	HYSSEL0	FLTREN	FCLKSEL	DACOE	INSEL1	INSEL0	EXTREF	HYSPOL	CMPSTAT	ALTINP	CMPPOL	RANGE	0000
CMP2DAC	0546	Ι	-	_							CMREF	<11:0>						0000
CMP3CON	0548	CMPON	_	CMPSIDL	HYSSEL1	HYSSEL0	FLTREN	FCLKSEL	DACOE	INSEL1	INSEL0	EXTREF	HYSPOL	CMPSTAT	ALTINP	CMPPOL	RANGE	0000
CMP3DAC	054A	-	_	_	_						CMREF	<11:0>						0000
CMP4CON	054C	CMPON		CMPSIDL	HYSSEL1	HYSSEL0	FLTREN	FCLKSEL	DACOE	INSEL1	INSEL0	EXTREF	HYSPOL	CMPSTAT	ALTINP	CMPPOL	RANGE	0000
CMP4DAC	054E	_	_	_	-						CMREF	<11:0>						0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-27: JTAG INTERFACE REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
JDATAH	0FF0	_	_	_	—	JDATAH<11:0> xxxx											XXXX	
JDATAL	0FF2															0000		

TABLE 4-28: PORTA REGISTER MAP FOR dsPIC33EPXXGS502 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00		_		_		_	_							RISA<4:0>	•		001F
PORTA	0E02	—	_	_		_		—		_		-	RA<4:0> LATA<4:0>					0000
LATA	0E04	—	_	_		_		—		_		-	LATA<4:0>					0000
ODCA	0E06	—	_	_		_		—		_		-	ODCA<4:0>					0000
CNENA	0E08	—	_	_		_		—		_		-	ODCA<4:0> CNIEA<4:0>					0000
CNPUA	0E0A	—	_	_		_		—		_		-	CNPUA<4:0>				0000	
CNPDA	0E0C	—	_	_		_		—		_		-	CNPDA<4:0>				0000	
ANSELA	0E0E		_	-	-		_	—	-	_		-	— — ANSA<2:0>				0007	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-29: PORTB REGISTER MAP FOR dsPIC33EPXXGS502 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10								TRISB<1	5:0>								FFFF
PORTB	0E12								RB<15:0)>								XXXX
LATB	0E14								LATB<15	:0>								XXXX
ODCB	0E16								ODCB<15	5:0>								0000
CNENB	0E18								CNIEB<1	5:0>								0000
CNPUB	0E1A								CNPUB<1	5:0>								0000
CNPDB	0E1C								CNPDB<1	5:0>								0000
ANSELB	0E1E	_	_	—	_	—	ANSB<	10:9>	—				ANSB	<7:0>				06FF

TABLE 4-30: PORTA REGISTER MAP FOR dsPIC33EPXXGS504/505 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00	_	_	_	_					_				-	TRISA<4:0>			001F
PORTA	0E02			—			-	-				_	RA<4:0> LATA<4:0>				0000	
LATA	0E04		_	_		_	_	_	_	_	_	_	LATA<4:0>					0000
ODCA	0E06		_	_		_	_	_	_	_	_	_	LATA<4:0> ODCA<4:0>					0000
CNENA	0E08			—			-	-				_	ODCA<4:0> CNIEA<4:0>					0000
CNPUA	0E0A		_	_		_	_	_	_	_	_	_	CNIEA<4:0> CNPUA<4:0>					0000
CNPDA	0E0C	_	_	_	_	_	_	_	—	—	_	_	CNPDA<4:0>					0000
ANSELA	0E0E	—	—	_	_	-				—	-		— — ANSA<2:0>				0007	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: PORTB REGISTER MAP FOR dsPIC33EPXXGS504/505 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10								TRISB<1	5:0>								FFFF
PORTB	0E12								RB<15:	0>								XXXX
LATB	0E14								LATB<15	5:0>								XXXX
ODCB	0E16								ODCB<1	5:0>								0000
CNENB	0E18								CNIEB<1	5:0>								0000
CNPUB	0E1A								CNPUB<1	15:0>								0000
CNPDB	0E1C								CNPDB<1	15:0>								0000
ANSELB	0E1E	_	_	_	_	_	ANSB<	<10:9>	—		ANSB<7:5>	•	-		ANSE	3<3:0>		06EF

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PORTC REGISTER MAP FOR dsPIC33EPXXGS504/505 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	0E20	_	_							TRISC<	13:0>							3fff
PORTC	0E22	_	—							RC<13	:0>							XXXX
LATC	0E24	_	—							LATC<1	3:0>							XXXX
ODCC	0E26	_	—							ODCC<	13:0>							0000
CNENC	0E28	_	—							CNIEC<	13:0>							0000
CNPUC	0E2A	_	—							CNPUC<	:13:0>							0000
CNPDC	0E2C	_	—							CNPDC<	:13:0>							0000
ANSELC	0E2E	_	—	_		ANSC	<12:9>		_	_		ANSC<6:4>	>			ANSC<2:0>		1E77

TABLE 4-33: PORTA REGISTER MAP FOR dsPIC33EPXXGS506 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00		_	_		_		_		_					TRISA<4:0>	`		001F
PORTA	0E02	—	—	_				—		_			RA<4:0> LATA<4:0>				0000	
LATA	0E04	—	_					_					LATA<4:0>				0000	
ODCA	0E06	—	—	_				—		_			ODCA<4:0>				0000	
CNENA	0E08	—	—	_				—		_			ODCA<4:0> CNIEA<4:0>				0000	
CNPUA	0E0A	—	—	_				—		_			CNIEA<4:0> CNPUA<4:0>					0000
CNPDA	0E0C	—	_			_		_					CNPDA<4:0>					0000
ANSELA	0E0E	_	_	-	_	_	-	—	-	_	-	_	_	—		ANSA<2:0>		0007

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-34: PORTB REGISTER MAP FOR dsPIC33EPXXGS506 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10								TRISB<1	5:0>								FFFF
PORTB	0E12								RB<15	:0>								XXXX
LATB	0E14								LATB<1	5:0>								XXXX
ODCB	0E16								ODCB<1	5:0>								0000
CNENB	0E18								CNIEB<1	5:0>								0000
CNPUB	0E1A								CNPUB<	15:0>								0000
CNPDB	0E1C								CNPDB<	15:0>								0000
ANSELB	0E1E	_	_	—	—	—	ANSB<	:10:9>	—		ANSB<7:5>	>	—		ANSE	<3:0>		06EF

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-35: PORTC REGISTER MAP FOR dsPIC33EPXXGS506 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	0E20								TRISC<1	5:0>								FFFF
PORTC	0E22								RC<15	:0>								XXXX
LATC	0E24	LATC<15:0> xx							XXXX									
ODCC	0E26		ODCC<15:0> 00							0000								
CNENC	0E28		CNIEC<15:0> 00						0000									
CNPUC	0E2A		CNPUC<15:0> 00						0000									
CNPDC	0E2C	CNPDC<15:0> 00						0000										
ANSELC	0E2E	_	—	—		ANSC<	:12:9>		—	—		ANSC<6:4>	•	—	/	ANSC<2:0>		1E77

TABLE 4-36: PORTD REGISTER MAP FOR dsPIC33EPXXGS506 DEVICES

										•								
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E30								TRISD<15	:0>								FFFF
PORTD	0E32								RD<15:0	>								XXXX
LATD	0E34	LATD<15:0> xx							XXXX									
ODCD	0E36	ODCD<15:0> 000							0000									
CNEND	0E38	CNIED<15:0> 000						0000										
CNPUD	0E3A	CNPUD<15:0> 000						0000										
CNPDD	0E3C	CNPDD<15:0> 000						0000										
ANSELD	0E3E	_	-	ANSD13		_	—		_	ANSD7	-	—	—	-	ANSD2	-	_	6084


4.5.1 PAGED MEMORY SCHEME


The dsPIC33EPXXGS50X architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre- and post-modified Effective Addresses (EAs). The upper half of the base Data Space address is used in conjunction with the Data Space Page (DSRPAG) register to form the Program Space Visibility (PSV) address.

The Data Space Page (DSRPAG) register is located in the SFR space. Construction of the PSV address is shown in Figure 4-9. When DSRPAG<9> = 1 and the base address bit, EA<15> = 1, the DSRPAG<8:0> bits are concatenated onto EA<14:0> to form the 24-bit PSV read address. The paged memory scheme provides access to multiple 32-Kbyte windows in the PSV memory. The Data Space Page (DSRPAG) register, in combination with the upper half of the Data Space address, can provide up to 8 Mbytes of PSV address space. The paged data memory space is shown in Figure 4-10.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG.

FIGURE 4-9: PROGRAM SPACE VISIBILITY (PSV) READ ADDRESS GENERATION





When a PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the PSV pages can occur at the page boundaries when:

- The initial address, prior to modification, addresses the PSV page
- The EA calculation uses Pre- or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSRPAG register is incremented and the EA<15> bit is set to keep the base address within the PSV window. When an underflow is detected, the DSRPAG register is decremented and the EA<15> bit is set to keep the base

address within the PSV window. This creates a linear PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0 and PSV spaces. Table 4-37 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSRPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- Register Indirect with Register Offset Addressing
- Modulo Addressing
- Bit-Reversed Addressing

TABLE 4-37:	OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0 AND
	PSV SPACE BOUNDARIES ^(2,3,4)

O/U, R/W			Before		After					
	Operation	DSxPAG	DS EA<15>	Page Description	DSxPAG	DS EA<15>	Page Description			
O, Read	[++Wn]	DSRPAG = 0x2FF	1	PSV: Last Isw page	DSRPAG = 0x300	1	PSV: First MSB page			
O, Read	Or [Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB page	DSRPAG = 0x3FF	0	See Note 1			
U, Read		DSRPAG = 0x001	1	PSV page	DSRPAG = 0x001	0	See Note 1			
U, Read	[Wn] Or [Wn]	DSRPAG = 0x200	1	PSV: First Isw page	DSRPAG = 0x200	0	See Note 1			
U, Read	[]	DSRPAG = 0x300	1	PSV: First MSB page	DSRPAG = 0x2FF	1	PSV: Last Isw page			

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x7FFF).

2: An EDS access, with DSRPAG = 0x000, will generate an address error trap.

3: Only reads from PS are supported using DSRPAG.

4: Pseudolinear Addressing is not supported for large offsets.

4.5.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x7FFF, is always accessible, regardless of the contents of the Data Space Page register. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x007FFF with the base address bit, EA<15> = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of base Data Space in combination with DSRPAG = 0x00. Consequently, DSRPAG is initialized to 0x001 at Reset.

- Note 1: DSRPAG should not be used to access Page 0. An EDS access with DSRPAG set to 0x000 will generate an address error trap.
 - 2: Clearing the DSRPAG in software has no effect.

The remaining PSV pages are only accessible using the DSRPAG register in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where base address bit, EA<15> = 1.

4.5.3 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP), and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating the Stack Pointer (for example, creating stack frames).


Note:	To protect against misaligned stack
	accesses, W15<0> is fixed to '0' by the
	hardware.

W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33EPXXGS50X devices and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within Data Space.

The Software Stack Pointer always points to the first available free word and fills the software stack, working from lower toward higher addresses. Figure 4-11 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes). When the PC is pushed onto the stack, PC<15:0> are pushed onto the first available stack word, then PC<22:16> are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-11. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS Register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain system Stack Pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore, restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
 - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a C development environment

FIGURE 4-11: CALL STACK FRAME



4.6 Instruction Addressing Modes

The addressing modes shown in Table 4-38 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.6.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.6.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-38: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.6.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions, and the DSP accumulator class of instructions, provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal
 - Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.6.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.6.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

4.7 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either Data or Program Space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program Space) and Y Data Spaces. Modulo Addressing can operate on any W Register Pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a Bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.7.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-2).

Note:	Y space Modulo Addressing EA calcula-
	tions assume word-sized data (LSb of
	every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.7.2 W ADDRESS REGISTER SELECTION


The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags, as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W (XWM) register, to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-2). Modulo Addressing is enabled for X Data Space when XWM is set to any value other than '1111' and the XMODEN bit is set (MODCON<15>).

The Y Address Space Pointer W (YWM) register, to which Modulo Addressing is to be applied, is stored in MODCON<7:4>. Modulo Addressing is enabled for Y Data Space when YWM is set to any value other than '1111' and the YMODEN bit (MODCON<14>) is set.

FIGURE 4-12: MODULO ADDRESSING OPERATION EXAMPLE



4.7.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed, but the contents of the register remain unchanged.

4.8 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.8.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all of these situations are met:

- BWMx bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^{N}$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word-sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed									
	Addressing can be enabled simultaneously									
	using the same W register, but Bit-									
	Reversed Addressing operation will always									
	take precedence for data writes when									
	enabled.									

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.




TABLE 4-39: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

		Norma	al Addres	SS	Bit-Reversed Address				
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

4.9 Interfacing Program and Data Memory Spaces

The dsPIC33EPXXGS50X family architecture uses a 24-bit wide Program Space (PS) and a 16-bit wide Data Space (DS). The architecture is also a modified Harvard scheme, meaning that data can also be present in the Program Space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture of the dsPIC33EPXXGS50X family devices provides two methods by which Program Space can be accessed during operation:


- Using table instructions to access individual bytes or words anywhere in the Program Space
- Remapping a portion of the Program Space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

TABLE 4-40: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address						
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0	PC<22:1> 0					
(Code Execution)			x xxxx xxx0					
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>				
(Byte/Word Read/Write)		0	XXX XXXX	XXXX		XX		
	Configuration	TB	LPAG<7:0>	Data EA<15:0>				
		1	XXX XXXX	XXXX	* **** ****	XX		

FIGURE 4-14: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



2: Table operations are not required to be word-aligned. Table Read operations are permitted in the configuration memory space.

4.9.1 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the Program Space without going through Data Space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a Program Space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two 16-bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from Program Space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the Program Space location (P<15:0>) to a data address (D<15:0>)
 - In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>) is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a Program Space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-15: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS50X family devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)
- Run-Time Self-Programming (RTSP)

ICSP allows for a dsPIC33EPXXGS50X family device to be serially programmed while in the end application circuit. This is done with a programming clock and programming data (PGECx/PGEDx) line, and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.


Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the Program Executive, to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data with a single program memory word and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1. The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes. The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





© 2013-2015 Microchip Technology Inc.

5.2 RTSP Operation

The dsPIC33EPXXGS50X family Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a single page (8 rows or 512 instructions) of memory at a time and to program one row at a time. It is possible to program two instructions at a time as well.


The page erase and single row write blocks are edgealigned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively. Figure 26-14 in **Section 26.0 "Electrical Characteristics**" lists the typical erase and programming times.

Row programming is performed by loading 192 bytes into data memory and then loading the address of the first byte in that row into the NVMSRCADR register. Once the write has been initiated, the device will automatically load the write latches and increment the NVMSRCADR and the NVMADR(U) registers until all bytes have been programmed. The RPDF bit (NVMCON<9>) selects the format of the stored data in RAM to be either compressed or uncompressed. See Figure 5-2 for data formatting. Compressed data helps to reduce the amount of required RAM by using the upper byte of the second word for the MSB of the second instruction.

The basic sequence for RTSP word programming is to use the TBLWTL and TBLWTH instructions to load two of the 24-bit instructions into the write latches found in configuration memory space. Refer to Figure 4-1 through Figure 4-4 for write latch addresses. Programming is performed by unlocking and setting the control bits in the NVMCON register.

All erase and program operations may optionally use the NVM interrupt to signal the successful completion of the operation. For example, when performing Flash write operations on the Inactive Partition in Dual Partition mode, where the CPU remains running, it is necessary to wait for the NVM interrupt before programming the next block of Flash program memory.

FIGURE 5-2: UNCOMPRESSED/ COMPRESSED FORMAT



5.3 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program two adjacent words (24 bits x 2) of program Flash memory at a time on every other word address boundary (0x000000, 0x000004, 0x000008, etc.). To do this, it is necessary to erase the page that contains the desired address of the location the user wants to change. For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

5.4 Dual Partition Flash Configuration

For dsPIC33EP64GS50X devices operating in Dual Partition Flash Program Memory modes, the Inactive Partition can be erased and programmed without stalling the processor. The same programming algorithms are used for programming and erasing the Flash in the Inactive Partition, as described in Section 5.2 "RTSP Operation". On top of the page erase option, the entire Flash memory of the Inactive Partition can be erased by configuring the NVMOP<3:0> bits in the NVMCON register.

Note 1: The application software to be loaded into the Inactive Partition will have the address of the Active Partition. The bootloader firmware will need to offset the address by 0x400000 in order to write to the Inactive Partition.

5.4.1 FLASH PARTITION SWAPPING

The Boot Sequence Number is used for determining the Active Partition at start-up and is encoded within the FBTSEQ Configuration register bits. Unlike most Configuration registers, which only utilize the lower 16 bits of the program memory, FBTSEQ is a 24-bit Configuration Word. The Boot Sequence Number (BSEQ) is a 12-bit value and is stored in FBTSEQ twice. The true value is stored in bits, FBTSEQ<11:0>, and its complement is stored in bits, FBTSEQ<23:12>. At device Reset, the sequence numbers are read and the partition with the lowest sequence number becomes the Active Partition. If one of the Boot Sequence Numbers is invalid, the device will select the partition with the valid Boot Sequence Number, or default to Partition 1 if both sequence numbers are invalid. See Section 23.0 "Special Features" for more information.

The BOOTSWP instruction provides an alternative means of swapping the Active and Inactive Partitions (soft swap) without the need for a device Reset. The BOOTSWP must always be followed by a GOTO instruction. The BOOTSWP instruction swaps the Active and Inactive Partitions, and the PC vectors to the location specified by the GOTO instruction in the newly Active Partition.

It is important to note that interrupts should temporarily be disabled while performing the soft swap sequence and that after the partition swap, all peripherals and interrupts which were enabled remain enabled. Additionally, the RAM and stack will maintain state after the switch. As a result, it is recommended that applications using soft swaps jump to a routine that will reinitialize the device in order to ensure the firmware runs as expected. The Configuration registers will have no effect during a soft swap. For robustness of operation, in order to execute the BOOTSWP instruction, it is necessary to execute the NVM unlocking sequence as follows:

- 1. Write 0x55 to NVMKEY.
- 2. Write 0xAA to NVMKEY.
- 3. Execute the BOOTSWP instruction.

If the unlocking sequence is not performed, the BOOTSWP instruction will be executed as a forced NOP and a GOTO instruction, following the BOOTSWP instruction, will be executed, causing the PC to jump to that location in the current operating partition.

The SFTSWP and P2ACTIV bits in the NVMCON register are used to determine a successful swap of the Active and Inactive Partitions, as well as which partition is active. After the BOOTSWP and GOTO instructions, the SFTSWP bit should be polled to verify the partition swap has occurred and then cleared for the next panel swap event.

5.4.2 DUAL PARTITION MODES

While operating in Dual Partition mode, dsPIC33EP64GS50X family devices have the option for both partitions to have their own defined security segments, as shown in Figure 23-4. Alternatively, the device can operate in Protected Dual Partition mode, where Partition 1 becomes permanently erase/write-protected. Protected Dual Partition mode allows for a "Factory Default" mode, which provides a fail-safe backup image to be stored in Partition 1.

dsPIC33EP64GS50X family devices can also operate in Privileged Dual Partition mode, where additional security protections are implemented to allow for protection of intellectual property when multiple parties have software within the device. In Privileged Dual Partition mode, both partitions place additional restrictions on the BSLIM register. These prevent changes to the size of the Boot Segment and General Segment, ensuring that neither segment will be altered.

5.5 Flash Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

5.5.1 KEY RESOURCES

- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

5.6 Control Registers

Five SFRs are used to write and erase the program Flash memory: NVMCON, NVMKEY, NVMADR, NVMADRU and NVMSRCADR/H.

The NVMCON register (Register 5-1) selects the operation to be performed (page erase, word/row program, Inactive Partition erase), initiates the program or erase cycle and is used to determine the Active Partition in Dual Partition modes.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. There are two NVM Address registers: NVMADRU and NVMADR. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word/row for programming operations, or the selected page for erase operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

For row programming operation, data to be written to program Flash memory is written into data memory space (RAM) at an address defined by the NVMSRCADR register (location of first element in row programming data).

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

R/SO-0 ⁽¹	¹⁾ R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	R/C-0	R-0	R/W-0	R/C-0				
WR	WREN	WRERR	NVMSIDL ⁽²⁾	SFTSWP ⁽⁶⁾	P2ACTIV ⁽⁶⁾	RPDF	URERR				
bit 15							bit 8				
U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾				
_	—	_	_	NVMOP3 ^(3,4)	NVMOP2 ^(3,4)	NVMOP1 ^(3,4)	NVMOP0 ^(3,4)				
bit 7							bit 0				
Legend:		C = Clearab		SO = Settable	-						
R = Reada	able bit W = Writable bit U = Unimplemented bit, read as '0'										
-n = Value	at POR	'1' = Bit is se	et	'0' = Bit is clea	ired	x = Bit is unkn	iown				
		· · · · · · (1)									
bit 15	WR: Write Co						and the bit is				
				tion is complete	on; the operation	on is self-timed	and the bit is				
		•	•	ete and inactive							
bit 14	WREN: Write	e Enable bit ⁽¹⁾									
			m/erase operat								
L:1 40		• •	/erase operation								
bit 13	WRERR: Write Sequence Error Flag bit ⁽¹⁾										
		 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit) 									
	•	•	,	pleted normally	/						
bit 12	NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾										
				indby mode dur	ing Idle mode						
bit 11			or is active duri wap Status bit ⁽⁽	-							
DICTI					e BOOTSWP inst	ruction (soft sw	(an)				
					IP instruction or						
			sed on FBTSE	Q							
bit 10			e Status bit ⁽⁶⁾								
			apped into the a apped into the a	0							
bit 9			Data Format b	-							
Site		0 0		npressed forma	t						
				ompressed for							
bit 8	URERR: Rov	v Programmir	ig Data Underr	un Error bit							
		s row program underrun erro		n has been term	ninated						
bit 7-4	Unimplemer										
	-										
	These bits can on	-									
	If this bit is set, po delay (TVREG) bef				DLE) and upon e	exiting Idle mod	ie, there is a				
	All other combina		•	•							
	Execution of the I			-	ne NVM operatio	ons are in prog	ress.				
	Two adjacent wor		-	-	-						
	Only available on		4GS50X devic	es operating in	Dual Partition n	node. For all ot	her devices,				
	this bit is reserved	d.									

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER (CONTINUED)

- bit 3-0 NVMOP<3:0>: NVM Operation Select bits^(1,3,4)
 - 1111 = Reserved
 - .
- 0101 = Reserved
- 0100 = Inactive Partition memory erase operation
- 0011 = Memory page erase operation
- 0010 = Memory row program operation
- 0001 = Memory double-word program operation⁽⁵⁾
- 0000 = Reserved
- Note 1: These bits can only be reset on a POR.
 - 2: If this bit is set, power consumption will be further reduced (IIDLE) and upon exiting Idle mode, there is a delay (TVREG) before Flash memory becomes operational.
 - **3:** All other combinations of NVMOP<3:0> are unimplemented.
 - 4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
 - 5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.
 - **6:** Only available on dsPIC33EP64GS50X devices operating in Dual Partition mode. For all other devices, this bit is reserved.

REGISTER 5-2: NVMADR: NONVOLATILE MEMORY LOWER ADDRESS REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMA	DR<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is			x = Bit is unki	nown			

bit 15-0 **NVMADR<15:0>:** Nonvolatile Memory Lower Write Address bits Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

REGISTER 5-3: NVMADRU: NONVOLATILE MEMORY UPPER ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
NVMADRU<23:16>									
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMADRU<23:16>: Nonvolatile Memory Upper Write Address bits

Selects the upper 8 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

REGISTER 5-4: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

W-0 W-0 W-0 W-0 W-0 W-0 NVMKEY<7:0> NVMKEY N										
W-0 W-0 <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td>	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
W-0 W-0 <td>—</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td>	—	_	—	—	—	—	—	—		
NVMKEY<7:0> bit 7 Legend:	bit 15 bit 8									
NVMKEY<7:0> bit 7 Legend:										
bit 7 bit f	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0		
Legend:				NVMKE	EY<7:0>					
-	bit 7							bit 0		
-										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	Legend:									
	R = Readable	bit	W = Writable bi	t	U = Unimpler	mented bit, read	l as '0'			

'0' = Bit is cleared

bit 15-8 Unimplemented: Read as '0'

-n = Value at POR

bit 7-0 **NVMKEY<7:0>:** NVM Key Register bits (write-only)

'1' = Bit is set

REGISTER 5-5: NVMSRCADR: NVM SOURCE DATA ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMSRC	CADR<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMSR	CADR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	it U = Unimplemented bit, read as '0'			
-n = Value at P	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unl				nown		

bit 15-0 NVMSRCADR<15:0>: NVM Source Data Address bits

The RAM address of the data to be programmed into Flash when the NVMOP<3:0> bits are set to row programming.

x = Bit is unknown

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state, and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this manual for register Reset states.


All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the BOR and POR bits (RCON<1:0>) that are set. The user application can set or clear any bit, at any time, during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

For all Resets, the default clock source is determined by the FNOSC<2:0> bits in the FOSCSEL Configuration register. The value of the FNOSCx bits is loaded into the NOSC<2:0> (OSCCON<10:8>) bits on Reset, which in turn, initializes the system clock.



6.1 Reset Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

6.1.1 KEY RESOURCES

- "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
TRAPF	R IOPUWR		_	VREGSF		CM	VREGS
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit (
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown
				0 2.1.0 0.0			
bit 15	TRAPR: Trap	Reset Flag bit					
	1 = A Trap Co	onflict Reset ha	s occurred				
	0 = A Trap Co	onflict Reset ha	s not occurre	d			
bit 14				-	cess Reset Flag		
	•	I opcode deteo Pointer caused		gal address mo	ode or Uninitial	lized W registe	er used as ar
				eaister Reset h	as not occurred	d	
bit 13-12	-	ted: Read as '				_	
bit 11	-	ash Voltage Reg		by Durina Slee	p bit		
		ltage regulator i	-				
	0 = Flash vol	tage regulator	goes into Sta	ndby mode dur	ing Sleep		
bit 10	Unimplemen	ted: Read as ')'				
bit 9	•	ation Mismatch	•				
		ration Mismatc ration Mismatc					
bit 8	Ū.	age Regulator S					
		egulator is activ	-				
	0 = Voltage r	egulator goes i	nto Standby r	mode during SI	еер		
bit 7		nal Reset (MCL	,				
		Clear (pin) Res					
h:+ C		Clear (pin) Res					
bit 6		re RESET (Instr instruction has	, .				
		instruction has					
bit 5	SWDTEN: So	oftware Enable/	Disable of W	DT bit ⁽²⁾			
	1 = WDT is e	nabled					
	0 = WDT is di	isabled					
bit 4		hdog Timer Tim	-	it			
		e-out has occur e-out has not oc					
Note 1:	All of the Reset sta cause a device Re		set or cleare	d in software. S	Setting one of th	ese bits in soft	ware does not
2:	If the WDTEN<1:0		bits are '11'	(unprogramme	ed). the WDT is	alwavs enable	d regardless

RCON: RESET CONTROL REGISTER⁽¹⁾

REGISTER 6-1:

2: If the WDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

© 2013-2015 Microchip Technology Inc.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 3	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit
	1 = Device has been in Idle mode0 = Device has not been in Idle mode
bit 1	BOR: Brown-out Reset Flag bit
	1 = A Brown-out Reset has occurred0 = A Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit
	1 = A Power-on Reset has occurred0 = A Power-on Reset has not occurred

- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the WDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS7000600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS50X family interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXGS50X family CPU.

The interrupt controller has the following features:

- Six processor exceptions and software traps
- · Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with a unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Fixed interrupt entry and return latencies
- Alternate Interrupt Vector Table (AIVT) for debug support

7.1 Interrupt Vector Table

The dsPIC33EPXXGS50X family Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location, 000004h. The IVT contains six non-maskable trap vectors and up to 246 sources of interrupts. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT), shown in Figure 7-2, is available only when the Boot Segment is defined and the AIVT has been enabled. To enable the Alternate Interrupt Vector Table, the Configuration bit, AIVTDIS in the FSEC register, must be programmed and the AIVTEN bit must be set (INTCON2<8> = 1). When the AIVT is enabled, all interrupt and exception processes use the alternate vectors instead of the default vectors. The AIVT begins at the start of the last page of the Boot Segment, defined by BSLIM<12:0>. The second half of the page is no longer usable space. The Boot Segment must be at least 2 pages to enable the AIVT.


Note: Although the Boot Segment must be enabled in order to enable the AIVT, application code does not need to be present inside of the Boot Segment. The AIVT (and IVT) will inherit the Boot Segment code protection.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXGS50X family devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.



λ Γ			
≩ ▲	Reserved	BSLIM<12:0> ⁽¹⁾ + 0x000000	
rior	Reserved	BSLIM<12:0> ⁽¹⁾ + 0x000002	
L L	Oscillator Fail Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x000004	
rde	Address Error Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x000006	
0	Generic Hard Trap Vector	BSLIM<12:0>(1) + 0x000008	
Inra	Stack Error Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x00000A	
Nat	Math Error Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x00000C	
Decreasing Natural Order Priority	Reserved	BSLIM<12:0> ⁽¹⁾ + 0x00000E	
asi	Generic Soft Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x000010	
scre	Reserved	BSLIM<12:0> ⁽¹⁾ + 0x000012	
طّ	Interrupt Vector 0	BSLIM<12:0> ⁽¹⁾ + 0x000014	
	Interrupt Vector 1	BSLIM<12:0> ⁽¹⁾ + 0x000016	
	:	:	
	:	:	
	:	:	
AIVT	Interrupt Vector 52	BSLIM<12:0> ⁽¹⁾ + 0x00007C	
~	Interrupt Vector 53	BSLIM<12:0> ⁽¹⁾ + 0x00007E	
	Interrupt Vector 54	BSLIM<12:0> ⁽¹⁾ + 0x000080	See Table 7-1 for
	:		Interrupt Vector Details
	:		
	:		
	Interrupt Vector 116	BSLIM<12:0> ⁽¹⁾ + 0x0000FC	
	Interrupt Vector 117	BSLIM<12:0> ⁽¹⁾ + 0x0000FE	
	Interrupt Vector 118	BSLIM<12:0> ⁽¹⁾ + 0x000100	
	Interrupt Vector 119	BSLIM<12:0> ⁽¹⁾ + 0x000102	
	Interrupt Vector 120	BSLIM<12:0>(1) + 0x000104	
		- :	
	:		
	:		
	Interrupt Vector 244	BSLIM<12:0> ⁽¹⁾ + 0x0001FC	
▼	Interrupt Vector 245	BSLIM<12:0> ⁽¹⁾ + 0x0001FE	
	The address depends on the size $[(BSLIM<12:0> - 1) \times 0x400] + C$		

TABLE 7-1: INTERRUPT VECTOR DETAILS

	Vector	IRQ		Inte	errupt Bit Lo	cation
Interrupt Source	#	#	IVT Address	Flag	Enable	Priority
	Hi	ghest Nat	ural Order Priority			
INT0 – External Interrupt 0	8	0	0x000014	IFS0<0>	IEC0<0>	IPC0<2:0>
IC1 – Input Capture 1	9	1	0x000016	IFS0<1>	IEC0<1>	IPC0<6:4>
OC1 – Output Compare 1	10	2	0x000018	IFS0<2>	IEC0<2>	IPC0<10:8>
T1 – Timer1	11	3	0x00001A	IFS0<3>	IEC0<3>	IPC0<14:12>
Reserved	12	4	0x00001C	—	_	_
IC2 – Input Capture 2	13	5	0x00001E	IFS0<5>	IEC0<5>	IPC1<6:4>
OC2 – Output Compare 2	14	6	0x000020	IFS0<6>	IEC0<6>	IPC1<10:8>
T2 – Timer2	15	7	0x000022	IFS0<7>	IEC0<7>	IPC1<14:12>
T3 – Timer3	16	8	0x000024	IFS0<8>	IEC0<8>	IPC2<2:0>
SPI1E – SPI1 Error	17	9	0x000026	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 – SPI1 Transfer Done	18	10	0x000028	IFS0<10>	IEC0<10>	IPC2<10:8>
U1RX – UART1 Receiver	19	11	0x00002A	IFS0<11>	IEC0<11>	IPC2<14:12>
U1TX – UART1 Transmitter	20	12	0x00002C	IFS0<12>	IEC0<12>	IPC3<2:0>
ADC – ADC Global Convert Done	21	13	0x00002E	IFS0<13>	IEC0<13>	IPC3<6:4>
Reserved	22	14	0x000030	—	—	_
NVM – NVM Write Complete	23	15	0x000032	IFS0<15>	IEC0<15>	IPC3<14:12>
SI2C1 – I2C1 Slave Event	24	16	0x000034	IFS1<0>	IEC1<0>	IPC4<2:0>
MI2C1 – I2C1 Master Event	25	17	0x000036	IFS1<1>	IEC1<1>	IPC4<6:4>
CMP1 – Analog Comparator 1 Interrupt	26	18	0x000038	IFS1<2>	IEC1<2>	IPC4<10:8>
CN – Input Change Interrupt	27	19	0x00003A	IFS1<3>	IEC1<3>	IPC4<14:12>
INT1 – External Interrupt 1	28	20	0x00003C	IFS1<4>	IEC1<4>	IPC5<2:0>
Reserved	29-32	21-24	0x00003E-0x000044	—	—	_
OC3 – Output Compare 3	33	25	0x000046	IFS1<9>	IEC1<9>	IPC6<6:4>
OC4 – Output Compare 4	34	26	0x000048	IFS1<10>	IEC1<10>	IPC6<10:8>
T4 – Timer4	35	27	0x00004A	IFS1<11>	IEC1<11>	IPC6<14:12>
T5 – Timer5	36	28	0x00004C	IFS1<12>	IEC1<12>	IPC7<2:0>
INT2 – External Interrupt 2	37	29	0x00004E	IFS1<13>	IEC1<13>	IPC7<6:4>
U2RX – UART2 Receiver	38	30	0x000050	IFS1<14>	IEC1<14>	IPC7<10:8>
U2TX – UART2 Transmitter	39	31	0x000052	IFS1<15>	IEC1<15>	IPC7<14:12>
SPI2E – SPI2 Error	40	32	0x000054	IFS2<0>	IEC2<0>	IPC8<2:0>
SPI2 – SPI2 Transfer Done	41	33	0x000056	IFS2<1>	IEC2<1>	IPC8<6:4>
Reserved	42-44	34-36	0x000058-0x00005C	—	_	_
IC3 – Input Capture 3	45	37	0x00005E	IFS2<5>	IEC2<5>	IPC9<6:4>
IC4 – Input Capture 4	46	38	0x000060	IFS2<6>	IEC2<6>	IPC9<10:8>
Reserved	47-56	39-48	0x000062-0x000074	—	_	_
SI2C2 – I2C2 Slave Event	57	49	0x000076	IFS3<1>	IEC3<1>	IPC12<6:4>
MI2C2 – I2C2 Master Event	58	50	0x000078	IFS3<2>	IEC3<2>	IPC12<10:8>
Reserved	59-61	51-53	0x00007A-0x00007E	_	_	_
INT4 – External Interrupt 4	62	54	0x000080	IFS3<6>	IEC3<6>	IPC13<10:8>
Reserved	63-64	55-54	0x000082-0x000084	—	—	
PSEM – PWM Special Event Match	65	57	0x000086	IFS3<9>	IEC3<9>	IPC14<6:4>
Reserved	66-72	58-64	0x000088-0x000094	—	—	
U1E – UART1 Error Interrupt	73	65	0x000096	IFS4<1>	IEC4<1>	IPC16<6:4>
U2E – UART2 Error Interrupt	74	66	0x000098	IFS4<2>	IEC4<2>	IPC16<10:8>
Reserved	75-80	67-72	0x00009A-0x0000A4	—	—	

TABLE 7-1: INTERRUPT VECTOR DETAILS (CONTINUED)

Interrupt Source	Vector	IRQ	IVT Address	Inte	Interrupt Bit Location			
interrupt Source	#	#	IVI Addless	Flag	Enable	Priority		
PWM Secondary Special Event Match	81	73	0x0000A6	IFS4<9>	IEC4<9>	IPC18<6:4>		
Reserved	82-101	74-93	0x0000A8-0x0000CE	_	_	—		
PWM1 – PWM1 Interrupt	102	94	0x0000D0	IFS5<14>	IEC5<14>	IPC23<10:8>		
PWM2 – PWM2 Interrupt	103	95	0x0000D2	IFS5<15>	IEC5<15>	IPC23<14:12>		
PWM3 – PWM3 Interrupt	104	96	0x0000D4	IFS6<0>	IEC6<0>	IPC24<2:0>		
PWM4 – PWM4 Interrupt	105	97	0x0000D6	IFS6<1>	IEC6<1>	IPC24<6:4>		
PWM5 – PWM5 Interrupt	106	98	0x0000D8	IFS6<2>	IEC6<2>	IPC24<10:8>		
Reserved	106-110	99-102	0x0000DA-0x0000E0	—	—	_		
CMP2 – Analog Comparator 2 Interrupt	111	103	0x0000E2	IFS6<7>	IEC6<7>	IPC25<14:12>		
CMP3 – Analog Comparator 3 Interrupt	112	104	0x0000E4	IFS6<8>	IEC6<8>	IPC26<2:0>		
CMP4 – Analog Comparator 4 Interrupt	113	105	0x0000E6	IFS6<9>	IEC6<9>	IPC26<6:4>		
Reserved	114-117	106-109	0x0000E8-0x0000EE	_	_	—		
AN0 Conversion Done	118	110	0x0000F0	IFS6<14>	IEC6<14>	IPC27<10:8>		
AN1 Conversion Done	119	111	0x0000F2	IFS6<15>	IEC6<15>	IPC27<14:12>		
AN2 Conversion Done	120	112	0x0000F4	IFS7<0>	IEC7<0>	IPC28<2:0>		
AN3 Conversion Done	121	113	0x0000F6	IFS7<1>	IEC7<1>	IPC28<6:4>		
AN4 Conversion Done	122	114	0x0000F8	IFS7<2>	IEC7<2>	IPC28<10:8>		
AN5 Conversion Done	123	115	0x0000FA	IFS7<3>	IEC7<3>	IPC28<14:12>		
AN6 Conversion Done	124	116	0x0000FC	IFS7<4>	IEC7<4>	IPC29<2:0>		
AN7 Conversion Done	125	117	0x0000FE	IFS7<5>	IEC7<5>	IPC29<6:4>		
Reserved	126-149	118-141	0x000100-0x00012E	_	_	_		
ICD – ICD Application	150	142	0x000130	IFS8<14>	IEC8<14>	IPC35<10:8>		
JTAG – JTAG Programming	151	143	0x000132	IFS8<15>	IEC8<15>	IPC35<14:12>		
Reserved	152-158	144-150	0x000134-0x000140	_	_	_		
AN8 Conversion Done	159	151	0x000142	IFS9<7>	IEC9<7>	IPC37<14:12>		
AN9 Conversion Done	160	152	0x000144	IFS9<8>	IEC9<8>	IPC38<2:0>		
AN10 Conversion Done	161	153	0x000146	IFS9<9>	IEC9<9>	IPC38<6:4>		
AN11 Conversion Done	162	154	0x000148	IFS9<10>	IEC9<10>	IPC38<10:8>		
AN12 Conversion Done	163	155	0x00014A	IFS9<11>	IEC9<11>	IPC38<14:12>		
AN13 Conversion Done	164	156	0x00014C	IFS9<12>	IEC9<12>	IPC39<2:0>		
AN14 Conversion Done	165	157	0x00014E	IFS9<13>	IEC9<13>	IPC39<6:4>		
AN15 Conversion Done	166	158	0x000150	IFS9<14>	IEC9<14>	IPC39<10:8>		
AN16 Conversion Done	167	159	0x000152	IFS9<15>	IEC9<15>	IPC39<14:12>		
AN17 Conversion Done	168	160	0x000154	IFS10<0>	IEC10<0>	IPC40<2:0>		
AN18 Conversion Done	169	161	0x000156	IFS10<1>	IEC10<1>	IPC40<6:4>		
AN19 Conversion Done	170	162	0x000158	IFS10<2>	IEC10<2>	IPC40<10:8>		
AN20 Conversion Done	171	163	0x00015A	IFS10<3>	IEC10<3>	IPC40<14:12>		
AN21 Conversion Done	172	164	0x00015C	IFS10<4>	IEC10<4>	IPC41<2:0>		
Reserved	173-180	165-172	0x00015C-0x00016C	—	—	_		
I2C1 – I2C1 Bus Collision	181	173	0x00016E	IFS10<13>	IEC10<13>	IPC43<6:4>		
I2C2 – I2C2 Bus Collision	182	174	0x000170	IFS10<14>	IEC10<14>	IPC43<10:8>		
Reserved	183-184	175-176	0x000172-0x000174	—	—	—		
ADCMP0 – ADC Digital Comparator 0	185	177	0x000176	IFS11<1>	IEC11<1>	IPC44<6:4>		
ADCMP1 – ADC Digital Comparator 1	186	178	0x000178	IFS11<2>	IEC11<2>	IPC44<10:8>		
ADFLTR0 – ADC Filter 0	187	179	0x00017A	IFS11<3>	IEC11<3>	IPC44<14:12>		
ADFLTR1 – ADC Filter 1	188	180	0x00017C	IFS11<4>	IEC11<4>	IPC45<2:0>		
Reserved	189-253	181-245						

© 2013-2015 Microchip Technology Inc.

7.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

7.3.1 KEY RESOURCES

- "Interrupts" (DS70000600) in the "dsPIC33/ PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

7.4 Interrupt Control and Status Registers

dsPIC33EPXXGS50X family devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON3
- INTCON4
- INTTREG

7.4.1 INTCON1 THROUGH INTCON4

Global interrupt control functions are controlled from INTCON1, INTCON2, INTCON3 and INTCON4.

INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS), as well as the control and status flags for the processor trap sources.

The INTCON2 register controls external interrupt request signal behavior, contains the Global Interrupt Enable bit (GIE) and the Alternate Interrupt Vector Table Enable bit (AIVTEN).

INTCON3 contains the status flags for the Auxiliary PLL and DO stack overflow status trap sources.

The INTCON4 register contains the Software Generated Hard Trap Status bit (SGHT).

7.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt sources can be assigned to one of seven priority levels.

7.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<7:0>) and Interrupt Level bits (ILR<3:0>) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP<2:0> bits in the first position of IPC0 (IPC0<2:0>).

7.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers refer to "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-3 through Register 7-7 in the following pages.

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0

Legend:	C = Clearable bit				
R = Readable bit	W = Writable bit	= Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits^(2,3)

111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** For complete register details, see Register 3-1.
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15							bit 8

R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7							bit 0

Legend:	C = Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 VAR: Variable Exception Processing Latency Control bit

- 1 = Variable exception processing is enabled
- 0 = Fixed exception processing is enabled

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾ 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE		
bit 15							bit 8		
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
SFTACERR	-	0-0	-	ADDRERR	-	-	0-0		
bit 7	DIV0ERR	—	MATHERR	ADDRERR	STKERR	OSCFAIL	bit (
Logondy									
Legend: R = Readable	hit	W = Writable	hit	II = I Inimplem	ented bit, read	as 'N'			
-n = Value at F		'1' = Bit is set		'0' = Bit is clea	-	x = Bit is unki	nown		
		1 - Dit 13 3C			icu				
bit 15	NSTDIS: Inte	errupt Nesting	Disable bit						
		nesting is disa							
	0 = Interrupt	nesting is ena	bled						
bit 14			Overflow Trap F	-					
			verflow of Accur						
h:: 40	•		y overflow of A						
bit 13			Overflow Trap F verflow of Accur	-					
			y overflow of A						
bit 12	-	Accumulator A Catastrophic Overflow Trap Flag bit							
				flow of Accumul					
	-			overflow of Accu					
bit 11		VBERR: Accumulator B Catastrophic Overflow Trap Flag bit							
				flow of Accumul overflow of Accu					
bit 10	OVATE: Acc	umulator A Ov	erflow Trap En	able bit					
	1 = Trap ove 0 = Trap is d	rflow of Accun isabled	nulator A						
bit 9	OVBTE: Acc	cumulator B O	verflow Trap En	able bit					
	1 = Trap ove 0 = Trap is d	rflow of Accun lisabled	nulator B						
bit 8	COVTE: Cat	astrophic Ove	rflow Trap Enat	ole bit					
	1 = Trap on 0 0 = Trap is d		verflow of Accu	mulator A or B is	s enabled				
bit 7	-		lator Error State	us bit					
		•	•	alid accumulator invalid accumul					
bit 6			Error Status bit						
		-	used by a divid						
			t caused by a d	livide-by-zero					
bit 5		nted: Read as							
bit 4		Math Error Sta							
		or trap has occ or trap has not							
bit 3		-	Trap Status bit						
		error trap has	-						
		error trap has							

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

- bit 2
 STKERR: Stack Error Trap Status bit

 1 = Stack error trap has occurred
 0

 0 = Stack error trap has not occurred

 bit 1
 OSCFAIL: Oscillator Failure Trap Status bit

 1 = Oscillator failure trap has occurred

 0 = Oscillator failure trap has not occurred
- bit 0 Unimplemented: Read as '0'

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
GIE	DISI	SWTRAP	—	—			AIVTEN
bit 15							bit 8
			D 4 4 4 6		D # M A	D AMA	D 444 0
U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
	_		INT4EP	—	INT2EP	INT1EP	INT0EP
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15		Interrupt Enable					
		ts and associate					
bit 14		ts are disabled, l Instruction Statu	•	uii enabled			
DIL 14		struction is activ					
		struction is not a					
bit 13	SWTRAP: S	Software Trap St	atus bit				
		e trap is enabled e trap is disabled					
bit 12-9	Unimpleme	nted: Read as '	0'				
bit 8	AIVTEN: Alt	ternate Interrupt	Vector Table E	Enable			
		ternate Interrupt andard Interrupt					
bit 7-5	Unimpleme	nted: Read as '	0'				
bit 4	INT4EP: Ex	ternal Interrupt 4	Edge Detect	Polarity Selec	ct bit		
	•	t on negative ed t on positive edg	•				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2	INT2EP: Ex	ternal Interrupt 2	2 Edge Detect	Polarity Selec	ct bit		
		t on negative ed t on positive edg					
bit 1	INT1EP: Ex	ternal Interrupt 1	Edge Detect	Polarity Selec	ct bit		
		t on negative ed t on positive edg					
bit 0	INT0EP: Ex	ternal Interrupt () Edge Detect	Polarity Selec	ct bit		
	1 = Interrupt 0 = Interrupt	t on negative ed					

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 7-5: INTCON3: INTERRUPT CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
_	—	_	—	_	—	_	NAE				
bit 15							bit 8				
U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0				
—	_	—	DOOVR	—	_	—	APLL				
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'									
-n = Value at POR '1' = Bit is set		t	'0' = Bit is cle	eared	x = Bit is unknown						
bit 15-9	Unimplemer	nted: Read as	' 0 '								
bit 8	NAE: NVM A	ddress Error S	Soft Trap Status	s bit							
	1 = NVM add	1 = NVM address error soft trap has occurred									
	0 = NVM address error soft trap has not occurred										
bit 7-5	Unimplemer	nted: Read as	ʻ0 '								
bit 4	DOOVR: DO	Stack Overflow	v Soft Trap Sta	tus bit							
	1 = DO stack	1 = DO stack overflow soft trap has occurred									
	0 = DO stack overflow soft trap has not occurred										
bit 3-1	Unimplemer	nted: Read as	' 0 '								
bit 0	APLL: Auxili	ary PLL Loss o	of Lock Soft Tra	ap Status bit							
	1 = APLL lock soft trap has occurred										
		0 = APLL lock soft tran has not occurred									

0 = APLL lock soft trap has not occurred

REGISTER 7-6: INTCON4: INTERRUPT CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
—	—	—	—	_	—	—	SGHT	
bit 7	-		•			•	bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit i			unknown	
bit 15-1	Unimplemented: Read as '0'							
bit 0	SGHT: Software Generated Hard Trap Status bit							
1 = Software generated hard trap has occurred								
0 = Software generated hard trap has not occurred								

REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—	ILR3	ILR2	ILR1	ILR0
bit 15							bit 8

| R-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| VECNUM7 | VECNUM6 | VECNUM5 | VECNUM4 | VECNUM3 | VECNUM2 | VECNUM1 | VECNUM0 |
| bit 7 | • | | | | | · | bit 0 |

Legend:									
R = Readabl	le bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15-12	Unimple	mented: Read as '0'							
bit 11-8	ILR<3:0>	. New CPU Interrupt Priority	v Level bits						
	1111 = (PU Interrupt Priority Level is	\$ 15						
	•								
	•								
	•								
	0001 = CPU Interrupt Priority Level is 1								
0000 = C		CPU Interrupt Priority Level is	s 0						
bit 7-0	VECNUM<7:0>: Vector Number of Pending Interrupt bits								
	11111111 = 255, Reserved; do not use								
	•								
	•								
	•								
	00001001 = 9, IC1 – Input Capture 1 00001000 = 8, INT0 – External Interrupt 0								
	00001000 = 8, $1010 = External interrupt 000000111 = 7$, Reserved; do not use								
	00000110 = 6, Generic soft error trap								
	00000101 = 5, Reserved; do not use								
	00000100 = 4, Math error trap								
		00000011 = 3, Stack error trap							
		0 = 2, Generic hard trap							
		1 = 1, Address error trap							
	0000000	00 = 0, Oscillator fail trap							

NOTES:

8.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator Module" (DS70005131) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS50X family oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- · Configuration bits for clock source selection
- Auxiliary PLL for ADC and PWM

A simplified diagram of the oscillator system is shown in Figure 8-1.




FIGURE 8-1: OSCILLATOR SYSTEM DIAGRAM

8.1 CPU Clocking System

The dsPIC33EPXXGS50X family of devices provides six system clock options:


- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency, FCY, is given by Equation 8-1.

EQUATION 8-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Figure 8-2 is a block diagram of the PLL module. Equation 8-2 provides the relationship between Input Frequency (FIN) and Output Frequency (FPLLO). Equation 8-3 provides the relationship between Input Frequency (FIN) and VCO Frequency (FVCO).



EQUATION 8-2: FPLLO CALCULATION

$$FPLLO = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{PLLDIV < 8:0>+2}{(PLLPRE < 4:0>+2) \times 2(PLLPOST < 1:0>+1)}\right)$$

Where: N1 = PLLI

N1 = PLLPRE < 4:0> + 2 $N2 = 2 \times (PLLPOST < 1:0> + 1)$ M = PLLDIV < 8:0> + 2

EQUATION 8-3: Fvco CALCULATION

$$F_{VCO} = F_{IN} \times \left(\frac{M}{N1}\right) = F_{IN} \times \left(\frac{PLLDIV < 8:0 > +2}{(PLLPRE < 4:0 > +2)}\right)$$

TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Notes
Fast RC Oscillator with Divide-by-n (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	0.0	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	0.0	010	1
Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

8.2 Auxiliary Clock Generation

The auxiliary clock generation is used for peripherals that need to operate at a frequency unrelated to the system clock, such as PWM or ADC.

The primary oscillator and internal FRC oscillator sources can be used with an Auxiliary PLL (APLL) to obtain the auxiliary clock. The Auxiliary PLL has a fixed 16x multiplication factor.

The auxiliary clock has the following configuration restrictions:

- For proper PWM operation, auxiliary clock generation must be configured for 120 MHz (see Parameter OS56 in Section 26.0 "Electrical Characteristics"). If a slower frequency is desired, the PWM Input Clock Prescaler (Divider) Select bits (PCLKDIV<2:0>) should be used.
- To achieve 1.04 ns PWM resolution, the auxiliary clock must use the 16x Auxiliary PLL (APLL). All other clock sources will have a minimum PWM resolution of 8 ns.
- If the primary PLL is used as a source for the auxiliary clock, the primary PLL should be configured up to a maximum operation of 30 MIPS or less.

8.3 Reference Clock Generation

The reference clock output logic provides the user with the ability to output a clock signal based on the system clock or the crystal oscillator on a device pin. The user application can specify a wide range of clock scaling prior to outputting the reference clock.

8.4 Oscillator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

8.4.1 KEY RESOURCES

- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

8.5 Oscillator Control Registers

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
—	COSC2	COSC1	COSC0	—	NOSC2 ⁽²⁾	NOSC1 ⁽²⁾	NOSC0 ⁽²⁾
bit 15							bit 8

R/W-0	R/W-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0
CLKLOCK	IOLOCK	LOCK	—	CF ⁽³⁾	—	—	OSWEN
bit 7 bit 0							

Legend:	y = Value set from Co	y = Value set from Configuration bits on POR				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	Unimplemented: Read as '0'
bit 14-12	COSC<2:0>: Current Oscillator Selection bits (read-only)
	111 = Fast RC Oscillator (FRC) with Divide-by-n
	110 = Fast RC Oscillator (FRC) with Divide-by-16
	101 = Low-Power RC Oscillator (LPRC) 100 = Reserved
	011 = Primary Oscillator (XT, HS, EC) with PLL
	010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)
	000 = Fast RC Oscillator (FRC)
bit 11	Unimplemented: Read as '0'
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽²⁾
	111 = Fast RC Oscillator (FRC) with Divide-by-n
	110 = Fast RC Oscillator (FRC) with Divide-by-16 101 = Low-Power RC Oscillator (LPRC)
	100 = Reserved
	011 = Primary Oscillator (XT, HS, EC) with PLL
	010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)
	000 = Fast RC Oscillator (FRC)
bit 7	CLKLOCK: Clock Lock Enable bit
	1 = If (FCKSM0 = 1), then clock and PLL configurations are locked; if (FCKSM0 = 0), then clock and
	PLL configurations may be modified 0 = Clock and PLL selections are not locked, configurations may be modified
bit 6	IOLOCK: I/O Lock Enable bit
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit (read-only)
	1 = Indicates that PLL is in lock or PLL start-up timer is satisfied
	0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled
Note 1:	Writes to this register require an unlock sequence.
2:	Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC
	mode as a transitional clock source between the two PLL modes.
3:	This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an
	actual oscillator failure and will trigger an oscillator failure trap.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 4 Unimplemented: Read as '0'
- bit 3 **CF:** Clock Fail Detect bit⁽³⁾
 - 1 = FSCM has detected a clock failure
 - 0 = FSCM has not detected a clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Requests oscillator switch to the selection specified by the NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
 - **3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and will trigger an oscillator failure trap.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
ROI	DOZE2 ⁽¹⁾	DOZE1 ⁽¹⁾	DOZE0 ⁽¹⁾	DOZEN ^(2,3)	FRCDIV2	FRCDIV1	FRCDIV0				
bit 15							bit 8				
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PLLPOST1	PLLPOST0	—	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15		r on Interrupt bi		the processor clo	ock and the pr	riphoral clock r	atio is sot to 1:1				
		s have no effec			ock, and the pe						
bit 14-12	DOZE<2:0>:	Processor Clo	k Reduction S	Select bits ⁽¹⁾							
	111 = FCY div										
	110 = FCY div	110 = Fcy divided by 64									
	101 = Fcy divided by 32										
	100 = Fcy divided by 16 011 = Fcy divided by 8 (default)										
		010 = Fcy divided by 4									
	001 = FCY divided by 2										
	000 = Fcy div										
bit 11	DOZEN: Doz	e Mode Enable	bit ^(2,3)								
				ween the periphatio is forced to		nd the processo	or clocks				
bit 10-8		•	•	Postscaler bits	1.1						
	111 = FRC di										
	110 = FRC d i										
	101 = FRC d i										
	100 = FRC divided by 16										
		011 = FRC divided by 8									
	010 = FRC divided by 4 001 = FRC divided by 2										
		ivided by 1 (def	ault)								
bit 7-6	PLLPOST<1:	:0>: PLL VCO	Jutput Divider	Select bits (also	o denoted as '	N2', PLL postso	caler)				
	11 = Output c	livided by 8									
	10 = Reserve										
		livided by 4 (de	fault)								
bit 5	00 = Output o	ted: Read as '	o '								
	he DOZE<2:0>			en the DOZEN I	nit is clear. If f)07FN = 1 an	v writes to				
	0ZE<2:0> are i					22211 - 1, and					
2: T	his bit is cleared	when the ROI	bit is set and a	an interrupt occu	urs.						

REGISTER 8-2: CLKDIV: CLOCK DIVISOR REGISTER

3: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

REGISTER 8-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

bit 4-0

PLLPRE<4:0>: PLL Phase Detector Input Divider Select bits (also denoted as 'N1', PLL prescaler) 11111 = Input divided by 33

•

00001 = Input divided by 3

00000 = Input divided by 2 (default)

- **Note 1:** The DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
 - **2:** This bit is cleared when the ROI bit is set and an interrupt occurs.
 - **3:** The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

REGISTER 8-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	PLLDIV8
bit 15							bit 8

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLDI	V<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

REGISTER 8-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	_	—	—	—	—	_			
bit 15		·					bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—			TUN	<5:0>					
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit				U = Unimplem	nented bit, rea	d as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unknown				
bit 15-6	Unimplemer	nted: Read as ')'							
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits							
		aximum frequen			′ MHz)					
	011110 = C e	enter frequency	+ 1.41% (7.47	4 MHz)						
	•									
	000001 = Center frequency + 0.047% (7.373 MHz)									
	000000 = Center frequency (7.37 MHz nominal)									
	1111111 = Center frequency – 0.047% (7.367 MHz)									
	•									
	•									
		enter frequency	•							
	100000 = M i	nimum frequen	cy deviation of	-1.5% (7.259 N	1Hz)					

REGISTER 8-5: ACLKCON: AUXILIARY CLOCK DIVISOR CONTROL REGISTER

REGISTER C	J-J. ACL					GIGTER	
R/W-0	R-0	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1
ENAPLL	APLLCK	SELACLK	_	_	APSTSCLR2	APSTSCLR1	APSTSCLR0
bit 15							bit 8
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
ASRCSEL	FRCSEL						
bit 7							bit 0
Legend:	1.11						
R = Readable		W = Writable bi	t	-	nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN
bit 15		xiliary PLL Enabl	o hit				
DIL 15	1 = APLL is e	-					
	0 = APLL is d						
bit 14	APLLCK: AP	LL Locked Status	s bit (read-on	lly)			
	1 = Indicates	that Auxiliary PL	L is in lock	• /			
	0 = Indicates	that Auxiliary PL	L is not in loc	:k			
bit 13	SELACLK: S	elect Auxiliary Cl	ock Source f	or Auxiliary Clo	ock Divider bit		
		oscillators provide PLL (Fvco) provid					
bit 12-11	Unimplemen	ted: Read as '0'					
bit 10-8	APSTSCLR<	2:0>: Auxiliary C	lock Output I	Divider bits			
	111 = Divideo 110 = Divideo 101 = Divideo 010 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 001 = Divideo	1 bý 2 1 by 4 1 by 8 1 by 16 1 by 32 1 by 64					
bit 7	ASRCSEL: S	elect Reference	Clock Source	e for Auxiliary C	Clock bit		
	,	scillator is the clo input is selected	ock source				
bit 6	FRCSEL: Sel	ect Reference C	lock Source t	for Auxiliary PL	L bit		
		e FRC clock for					
	0 = Input cloc	k source is deter	mined by the	ACDOCEL hit	setting		
	-	ted: Read as '0'	initia by the	ASKUSEL DI	setting		

REGISTER 8-6: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROON		ROSSLP	ROSEL	RODIV3 ⁽¹⁾	RODIV2 ⁽¹⁾	RODIV1 ⁽¹⁾	RODIV0 ⁽¹⁾
bit 15							bit 8
U-0		U-0		U-0	U-0	U-0	
0-0	U-0	0-0	U-0	0-0	0-0	0-0	U-0
 bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14 bit 13	Unimplement ROSSLP: Rei 1 = Reference	e oscillator outp ted: Read as '0 ference Oscillat e oscillator outp e oscillator outp	, or Run in Slee ut continues to	o run in Sleep			
bit 12	1 = Oscillator	rence Oscillato crystal is used ock is used as t	as the referen	ce clock			
bit 11-8	1111 = Refer 1100 = Refer 1101 = Refer 1000 = Refer 1010 = Refer 1001 = Refer 1000 = Refer 0111 = Refer 0110 = Refer 0100 = Refer 0100 = Refer 0101 = Refer 0101 = Refer 0011 = Refer 0011 = Refer	Reference Osc ence clock divic ence clock divic	led by 32,768 led by 16,384 led by 8,192 led by 4,096 led by 2,048 led by 1,024 led by 512 led by 512 led by 256 led by 128 led by 64 led by 32 led by 16 led by 8 led by 4				
bit 7-0	Unimplemen	ted: Read as '0	,				

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 8-7: LFSR: LINEAR FEEDBACK SHIFT REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				LFSR<14:8>	•		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LFS	R<7:0>			
bit 7						bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, rea		ad as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15 Unimplemented: Read as '0'

bit 14-0 LFSR<14:0>: Pseudorandom Data bits

9.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS50X family devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXGS50X family devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- · Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into Sleep mode
PWRSAV #IDLE MODE ; Put the device into Idle mode

9.1 Clock Frequency and Clock Switching

The dsPIC33EPXXGS50X family devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 8.0 "Oscillator Configuration".

9.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXGS50X family devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

9.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of the these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

9.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral (for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have any effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note:	If a PMD bit is set, the corresponding
	module is disabled after a delay of one
	instruction cycle. Similarly, if a PMD bit is
	cleared, the corresponding module is
	enabled after a delay of one instruction
	cycle (assuming the module control regis-
	ters are already configured to enable
	module operation).

9.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

9.5.1 KEY RESOURCES

- "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
T5MD	T4MD	T3MD	T2MD	T1MD		PWMMD	—			
bit 15							bit 8			
			5444.0							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0			
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_		ADCMD			
bit 7							bit (
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpleme	ented bit, rea	ad as 'O'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unkn	own			
L:1 4 F										
bit 15		5 Module Disat								
		odule is disable odule is enable								
bit 14		4 Module Disat								
bit 14	-	odule is disable								
	-	odule is enable								
bit 13	T3MD: Timer	3 Module Disab	ole bit							
	1 = Timer3 m	odule is disable	ed							
	0 = Timer3 m	odule is enable	d							
bit 12	T2MD: Timer	T2MD: Timer2 Module Disable bit								
	-	odule is disable								
		odule is enable								
bit 11	T1MD: Timer1 Module Disable bit									
	 1 = Timer1 module is disabled 0 = Timer1 module is enabled 									
bit 10										
	-	ted: Read as ' /Mx Module Dis								
bit 9		odule is disable								
		odule is disable								
bit 8		ted: Read as '								
bit 7	-	1 Module Disat								
	_	lule is disabled								
		lule is enabled								
bit 6	U2MD: UART	2 Module Disa	ble bit							
	1 = UART2 m	nodule is disabl	ed							
	0 = UART2 m	nodule is enable	ed							
bit 5	U1MD: UART1 Module Disable bit									
	1 = UART1 module is disabled									
		odule is enable								
bit 4		2 Module Disal	DIE DIT							
		lule is disabled lule is enabled								
bit 3		1 Module Disal	ole bit							
Sit U		ule is disabled								
		dule is enabled								
bit 2-1		ted: Read as '	o '							
bit 2-1 bit 0	Unimplemen									
	Unimplemen ADCMD: ADC	ted: Read as '								

REGISTER 9-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

REGISTER 9-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_		_	IC4MD	IC3MD	IC2MD	IC1MD			
bit 15							bit			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
			_	OC4MD	OC3MD	OC2MD	OC1MD			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15-12	Unimplem	ented: Read as '	0'							
bit 11	IC4MD: Inp	out Capture 4 Mo	dule Disable b	bit						
	1 = Input C	apture 4 module	is disabled							
	•	apture 4 module								
oit 10	IC3MD: Inp	out Capture 3 Moo	dule Disable b	bit						
		apture 3 module apture 3 module								
bit 9	IC2MD: Input Capture 2 Module Disable bit									
		apture 2 module apture 2 module								
bit 8	•	out Capture 1 Mod		bit						
		apture 1 module apture 1 module								
bit 7-4	Unimplem	ented: Read as '	0'							
bit 3	OC4MD: O	utput Compare 4	Module Disal	ble bit						
	1 = Output Compare 4 module is disabled									
		Compare 4 modu								
bit 2		OC3MD: Output Compare 3 Module Disable bit								
		Compare 3 modu Compare 3 modu								
bit 1	OC2MD: O	utput Compare 2	Module Disal	ble bit						
		Compare 2 modu Compare 2 modu								
bit 0	0C1MD: 0	utput Compare 1	Module Disal	ble bit						
	1 = Output	Compare 1 modu	ile is disabled	I						

U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
_	—	—	—	—	CMPMD	—	—
bit 15			-	- -			bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
	—	—	—	—	—	I2C2MD	_
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			own	
bit 15-11	bit 15-11 Unimplemented: Read as '0'						
bit 10	t 10 CMPMD: Comparator Module Disable bit						
1 = Comparator module is disabled							
	0 = Comparator module is enabled						
bit 9-2	Unimplemented: Read as '0'						
bit 1	I2C2MD: I2C2 Module Disable bit						
	1 = I2C2 mod	ule is disabled					
	0 = I2C2 mod	ule is enabled					

REGISTER 9-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

bit 0	Unimplemented: Read as '0'
DIT U	Unimplemented: Read as 10

REGISTER 9-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—		—
bit 15				·			bit 8
11_0	11_0	11_0	11_0		11_0	11_0	11_0

U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
_	—	—	—	REFOMD	—	—	—
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	REFOMD: Reference Clock Module Disable bit
	1 = Reference clock module is disabled
	0 = Reference clock module is enabled
bit 2-0	Unimplemented: Read as '0'

				_			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD
bit 15		·		·			bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 7							bit 0
Legend:							
R = Readab		W = Writable		•	nented bit, read		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	PWM5MD : P	WM5 Module E	isable bit				
		odule is disable					
		odule is enable	-				
bit 11		WM4 Module E					
		odule is disable					
bit 10	• • • • • • • • • • • • • • • • • • • •	WM3 Module D	-				
1 = PWM3 module is disabled							
	0 = PWM3 m	odule is enable	d				
bit 9 PWM2MD: PWM2 Module Disable bit							
	1 = PWM2 m	odule is disable	ed				
	0 = PWM2 m	odule is enable	d				
bit 8	PWM1MD: P	WM1 Module E	isable bit				
		odule is disable					
h:+ 7 0		odule is enable					
bit 7-0	Unimplemen	ted: Read as '	U				

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		—	CMP4MD	CMP3MD	CMP2MD	CMP1MD	
oit 15							bit	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
	—	—		—	—	PGA1MD		
bit 7							bit	
Legend: R = Readab	la hit	W = Writable	h it		opted bit read	d oo (0)		
					nented bit, read			
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	IOWN	
bit 15-12	Unimplement	ted: Read as '	٦,					
bit 10 12	-	/P4 Module Di						
		dule is disable						
		dule is enabled						
bit 10	CMP3MD: CM	/IP3 Module Di	sable bit					
	1 = CMP3 module is disabled							
	0 = CMP3 module is enabled							
bit 9	CMP2MD: CM	IP2 Module Di	sable bit					
	1 = CMP2 mo	dule is disable	d					
0 = CMP2 module is enabled								
bit 8	CMP1MD: CMP1 Module Disable bit							
		dule is disable						
		dule is enabled						
bit 7-2	Unimplement	ted: Read as ')'					
bit 1		A1 Module Dis						
		dule is disable	-					
		dule is enabled						
bit 0	Unimplement	ted: Read as '0)'					

REGISTER 9-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7

	REGISTER 9-7:	PMD8: PERIPHERAL MODULE DISABLE CONTROL REGISTER 8
--	---------------	----------------------------------------------------

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	
_	—	—	—	—	PGA2MD	ABGMD	_	
bit 15	·		·	·			bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
						CCSMD	_	
bit 7							bit 0	
Legend:								
R = Readab		W = Writable		U = Unimplemented bit, read as '0'				
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is u			own	
bit 15-11	Unimpleme	nted: Read as '	כ'					
bit 10	PGA2MD: P	GA2 Module Dis	sable bit					
	1 = PGA2 m	odule is disable	d					
	0 = PGA2 module is enabled							
bit 9	ABGMD: Band Gap Reference Voltage Disable bit							
1 = Band gap reference voltage is disabled								
	0 = Band gap reference voltage is enabled							
bit 8-2	Unimpleme	Unimplemented: Read as '0'						
bit 1	CCSMD: Co	CCSMD: Constant-Current Source Module Disable bit						
	1 = Constant	t-current source	module is disa	abled				
	0 = Constant	t-current source	module is ena	bled				
bit 0	Unimplemented: Read as '0'							

NOTES:

10.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "I/O Ports" (DS7000598) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Many of the device pins are shared among the peripherals and the Parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

Generally, a Parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have eight registers directly associated with their operation as digital I/Os. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device are disabled. This means the corresponding LATx and TRISx registers, and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





© 2013-2015 Microchip Technology Inc.

10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control x register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs other than VDD by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

See the **"Pin Diagrams"** section for the available 5V tolerant pins and Table 26-11 for the maximum VIH specification for each pin.

10.2 Configuring Analog and Digital Port Pins

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of analog in the Pinout I/O Descriptions (see Table 1-1).

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or comparator module.

When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin, defined as a digital input (including the ANx pins), can cause the input buffer to consume current that exceeds the device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP, as shown in Example 10-1.

10.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States, even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State.

Three control registers are associated with the ICN functionality of each I/O port. The CNENx registers contain the ICN interrupt enable control bits for each of the input pins. Setting any of these bits enables an ICN interrupt for the corresponding pins.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups and pulldowns act as a current source, or sink source, connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are enabled separately, using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note: Pull-ups and pull-downs on Input Change Notification pins should always be disabled when the port pin is configured as a digital output.

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV	OxFF00, WO	; Configure PORTB<15:8>
		; as inputs
MOV	WO, TRISB	; and PORTB<7:0>
		; as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

10.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features, while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

10.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the label, "RPn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions.

10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs. In comparison, some digital only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. One example includes I^2C modules. A similar requirement excludes all modules with analog inputs, such as the ADC Converter.

A key difference between remappable and nonremappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of SFRs: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheralselectable pin is handled in two different ways, depending on whether an input or output is being mapped.

10.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-19). Each register contains sets of 8-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 8-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 10-2 illustrates remappable pin selection for the U1RX input.

FIGURE 10-2: REMAPPABLE INPUT FOR U1RX



10.4.4.1 Virtual Connections

The dsPIC33EPXXGS50X devices support six virtual RPn pins (RP176-RP181), which are identical in functionality to all other RPn pins, with the exception of pinouts. These six pins are internal to the devices and are not connected to a physical device pin.

These pins provide a simple way for inter-peripheral connection without utilizing a physical pin. For example, the output of the analog comparator can be connected to RP176 and the PWM Fault input can be configured for RP176 as well. This configuration allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<7:0>
External Interrupt 2	INT2	RPINR1	INT2R<7:0>
Timer1 External Clock	T1CK	RPINR2	T1CKR<7:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<7:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<7:0>
Input Capture 1	IC1	RPINR7	IC1R<7:0>
Input Capture 2	IC2	RPINR7	IC2R<7:0>
Input Capture 3	IC3	RPINR8	IC3R<7:0>
Input Capture 4	IC4	RPINR8	IC4R<7:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<7:0>
PWM Fault 1	FLT1	RPINR12	FLT1R<7:0>
PWM Fault 2	FLT2	RPINR12	FLT2R<7:0>
PWM Fault 3	FLT3	RPINR13	FLT3R<7:0>
PWM Fault 4	FLT4	RPINR13	FLT4R<7:0>
UART1 Receive	U1RX	RPINR18	U1RXR<7:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<7:0>
UART2 Receive	U2RX	RPINR19	U2RXR<7:0>
UART2 Clear-to-Send	U2CTS	RPINR19	U2CTSR<7:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<7:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<7:0>
SPI1 Slave Select	SS1	RPINR21	SS1R<7:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<7:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<7:0>
SPI2 Slave Select	SS2	RPINR23	SS2R<7:0>
PWM Synch Input 1	SYNCI1	RPINR37	SYNCI1R<7:0>
PWM Synch Input 2	SYNCI2	RPINR38	SYNCI2R<7:0>
PWM Fault 5	FLT5	RPINR42	FLT5R<7:0>
PWM Fault 6	FLT6	RPINR42	FLT6R<7:0>
PWM Fault 7	FLT7	RPINR43	FLT7R<7:0>
PWM Fault 8	FLT8	RPINR43	FLT8R<7:0>

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)


Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

10.4.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 10-20 through Register 10-38). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-2 and Figure 10-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 10-3: MULTIPLEXING REMAPPABLE OUTPUTS FOR RPn



10.4.5.1 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings, across any or all of the RPn pins, is possible. This includes both many-to-one and one-to-many mappings of peripheral inputs, and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

Function	RPnR<5:0>	Output Name
Default PORT	000000	RPn tied to Default Pin
U1TX	000001	RPn tied to UART1 Transmit
U1RTS	000010	RPn tied to UART1 Request-to-Send
U2TX	000011	RPn tied to UART2 Transmit
U2RTS	000100	RPn tied to UART2 Request-to-Send
SDO1	000101	RPn tied to SPI1 Data Output
SCK1	000110	RPn tied to SPI1 Clock Output
SS1	000111	RPn tied to SPI1 Slave Select
SDO2	001000	RPn tied to SPI2 Data Output
SCK2	001001	RPn tied to SPI2 Clock Output
SS2	001010	RPn tied to SPI2 Slave Select
OC1	010000	RPn tied to Output Compare 1 Output
OC2	010001	RPn tied to Output Compare 2 Output
OC3	010010	RPn tied to Output Compare 3 Output
OC4	010011	RPn tied to Output Compare 4 Output
ACMP1	011000	RPn tied to Analog Comparator 1 Output
ACMP2	011001	RPn tied to Analog Comparator 2 Output
ACMP3	011010	RPn tied to Analog Comparator 3 Output
SYNCO1	101101	RPn tied to PWM Primary Master Time Base Sync Output
SYNCO2	101110	RPn tied to PWM Secondary Master Time Base Sync Output
REFCLKO	110001	RPn tied to Reference Clock Output
ACMP4	110010	RPn tied to Analog Comparator 4 Output
PWM4H	110011	RPn tied to PWM Output Pins Associated with PWM Generator 4
PWM4L	110100	RPn tied to PWM Output Pins Associated with PWM Generator 4
PWM5H	110101	RPn tied to PWM Output Pins Associated with PWM Generator 5
PWM5L	110110	RPn tied to PWM Output Pins Associated with PWM Generator 5

TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

10.5 I/O Helpful Tips

- 1. In some cases, certain pins, as defined in Table 26-11 under "Injection Current", have internal protection diodes to VDD and Vss. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins, with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device, that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1; this indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD - 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristics specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the Absolute Maximum Ratings in Section 26.0 "Electrical Characteristics" of this data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 27.0 "DC and AC Device Characteristics Graphs" for additional information.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
 - a) Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
 - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
 - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
 - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
 - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input, provided there is no external analog input, such as for a built-in self-test.
 - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".
 - g) The TRISx registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRISx setting. The TRISx register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRISx settings, which means that the TRISx bit must be set to input for pins with only remappable input function(s) assigned.
 - h) All analog pins are enabled by default after any Reset and the corresponding digital input buffer on the pin has been disabled. Only the Analog Pin Select x (ANSELx) registers control the digital input buffer, *not* the TRISx register. The user must disable the analog function on a pin using the Analog Pin Select x registers in order to use any "digital input(s)" on a corresponding pin, no exceptions.

10.6 I/O Ports Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

10.6.1 KEY RESOURCES

- "I/O Ports" (DS70000598) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

10.7 Peripheral Pin Select Registers

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INT1R	<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	_	—	_
bit 7	·						bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 INT1R<7:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits 10110101 = Input tied to RP181 10110100 = Input tied to RP180

bit 7-0	Unimplemented: Read as '0'
	00000000 = Input tied to Vss
	00000001 = Input tied to RP1
	•
	•
	•

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INT2F	R<7:0>			
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set '0' = Bit is cleared x = Bit is unknown				iown	
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7-0	INT2R<7:0>:	Assign Externa	al Interrupt 2 ((INT2) to the C	orresponding RI	Pn Pin bits	
	10110101 =	Input tied to RF	P181				
	10110100 =	Input tied to RF	P180				
	•						
	•						
	•						
		Input tied to RF					
	00000000 =	Input tied to Ve	S				

REGISTER 10-3: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			T1CK	R<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 7							bit 0
Legend:							
R = Readable	le bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at	-n = Value at POR		t	'0' = Bit is cleared		x = Bit is unknown	
bit 15-8		>: Assign Timer	1 External Clo	ock (T1CK) to th	ne Correspondi		3
bit 15-8	T1CKR<7:0	: Assign Timer Input tied to RI		ock (T1CK) to th	ne Correspondi		3
bit 15-8	T1CKR<7:0 10110101 =	•	P181	ock (T1CK) to th	ne Correspondi		3
bit 15-8	T1CKR<7:0 10110101 =	Input tied to RI	P181	ock (T1CK) to th	ne Correspondi		3
bit 15-8	T1CKR<7:0 10110101 =	Input tied to RI	P181	ock (T1CK) to th	ne Correspondi		3
bit 15-8	T1CKR<7:0 10110101 =	Input tied to RI	P181	ock (T1CK) to th	ne Correspondi		3
bit 15-8	T1CKR<7:0 10110101 = 10110100 = • • • 00000001 =	Input tied to RI	P181 P180 P1	ock (T1CK) to th	ne Correspondi		3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T3CKR7	T3CKR6	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15	CKR7T3CKR6T3CKR5T3CKR4T3CKR3T3CKR2T3CKR1VW-0R/W-0R/W-0R/W-0R/W-0R/W-0CKR7T2CKR6T2CKR5T2CKR4T2CKR3T2CKR2T2CKR1nd:Readable bitW = Writable bitU = Unimplemented bit, read as '0'/alue at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknowi-8T3CKR<7:0>: Assign Timer3 External Clock (T3CK) to the Corresponding RPn Pin bits10110101 = Input tied to RP18110110100 = Input tied to RP180						bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2CKR7	T2CKR6	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	• • 0000001 =	nput tied to RP	1				
bit 7-0	10110101 = 10110100 = • • • • •	>: Assign Timer Input tied to RI Input tied to RI Input tied to RI Input tied to RI Input tied to V	⊃181 ⊃180 ⊃1	ock (T2CK) to th	ne Correspondi	ng RPn Pin bit	5

REGISTER 10-4: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC2R7	IC2R6	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
oit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC1R7	IC1R6	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
oit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	10110101 =	Assign Input Ca Input tied to RI	P181	to the Correspo	onding RPn Pir	n bits	
bit 15-8	10110101 = 10110100 = • • • 000000001 =	•	- 2181 - 2180 - 21	to the Correspo	onding RPn Pir	n bits	

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC4R7	IC4R6	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15	·						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC3R7	IC3R6	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unknown	
bit 15-8	IC4R<7:0>:	Assign Input Ca	apture 4 (IC4)	to the Correspo	onding RPn Pi	n bits	
		= Input tied to R					
	10110100 =	Input tied to R	P180				
	•						
	•						
	00000001 =	= Input tied to RI	P1				
		= Input tied to V					
bit 7-0	IC3R<7:0>:	Assign Input Ca	apture 3 (IC3)	to the Correspo	onding RPn Pi	n bits	
	10110101 =	= Input tied to R	P181		C C		
	10110100=	= Input tied to R	P180				
	•						
	•						
	•	= Input tied to R	P1				
		= Input tied to V					
		-					

REGISTER 10-6: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

REGISTER 10-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15		- -					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			OCFA	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-8	Unimplemen	ted: Read as '	כ'				
bit 7-0	OCFAR<7:0>	Assign Outpu	it Compare Fa	ault A (OCFA)	to the Correspo	nding RPn Pin	bits
	10110101 =	Input tied to RF	P181				
	10110100 =	Input tied to RF	P180				
	•						
	•						
	•						
	00000001 =	Input tigd to DE	14				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT2R7	FLT2R6	FLT2R5	FLT2R4	FLT2R3	FLT2R2	FLT2R1	FLT2R0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT1R7	FLT1R6	FLT1R5	FLT1R4	FLT1R3	FLT1R2	FLT1R1	FLT1R0
oit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unknown	
	10110100 = • • • 00000001 =	Input tied to RI Input tied to RI Input tied to RI Input tied to V	P180 P1				
bit 7-0	10110101 = 10110100 = • •	: Assign PWM Input tied to R Input tied to R Input tied to R	P181 P180 P1	to the Corresp	oonding RPn Pi	in bits	

REGISTER 10-8: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT4R7	FLT4R6	FLT4R5	FLT4R4	FLT4R3	FLT4R2	FLT4R1	FLT4R0
bit 15	·			•			bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT3R7	FLT3R6	FLT3R5	FLT3R4	FLT3R3	FLT3R2	FLT3R1	FLT3R0
bit 7							bit (
Legend:	- I-:+		L.11			-l (O'	
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7-0	10110100 = • • 000000001 = 00000000 = FLT3R<7:0> 10110101 =	Input tied to Ri Input tied to Ri Input tied to Ri Input tied to Ri Assign PWM	P180 P1 SS Fault 3 (FLT3) P181) to the Corresp	bonding RPn P	in bits	
	• • 00000001 =	Input tied to R	P1				

REGISTER 10-9: RPINR13: PERIPHERAL PIN SELECT INPUT REGISTER 13

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
U1CTSR7	U1CTSR6	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	
bit 15			·				bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
U1RXR7	U1RXR6	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	
bit 7	·						bit 0	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-8 bit 7-0	U1CTSR<7:0>: Assign UART1 Clear-to-Send (U1CTS) to the Corresponding RPn Pin bits 10110101 = Input tied to RP181 10110100 = Input tied to RP180 • • 00000001 = Input tied to RP1 00000000 = Input tied to Vss U1RXR<7:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits 10110101 = Input tied to RP181 10110100 = Input tied to RP180							
		Input tied to RF Input tied to Vs						

REGISTER 10-10: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2CTSR7	U2CTSR6	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2RXR7	U2RXR6	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7-0	10110100 = • • 00000001 = 00000000 =	Input tied to RI Input tied to RI Input tied to RI Input tied to Vs	2180 21 35	2PX) to the Co	rroopending DC	Do Dio bito	
DIL 7-0	10110101 =	Input tied to RF	P181		rresponding RF	TH PHI DILS	

REGISTER 10-11: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SCK1INR7	SCK1INR6	SCK1INR5	SCK1INR4	SCK1INR3	SCK1INR2	SCK1INR1	SCK1INR0	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SDI1R7	SDI1R6	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 7-0	SCK1INR<7:0>: Assign SPI1 Clock Input (SCK1) to the Corresponding RPn Pin bits 10110101 = Input tied to RP181 10110100 = Input tied to RP180 00000001 = Input tied to RP1 00000000 = Input tied to Vss SDI1R<7:0>: Assign SPI1 Data Input (SDI1) to the Corresponding RPn Pin bits 10110101 = Input tied to RP181 10110100 = Input tied to RP180							
		Input tied to RI Input tied to Vs						

REGISTER 10-12: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

REGISTER 10-13: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—	—	—	_
bit 15		-					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SS1F	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-8	Unimplemen	tod. Dood on "	`				
	Ommplemen	ieu. Reau as	J				
bit 7-0	-			51) to the Corre	esponding RPn	Pin bits	
bit 7-0	SS1R<7:0>:		ave Select (S	S1) to the Corre	esponding RPn	Pin bits	
bit 7-0	SS1R<7:0>: 10110101 =	Assign SPI1 SI	ave Select (S 2181	S1) to the Corre	esponding RPn	Pin bits	
bit 7-0	SS1R<7:0>: 10110101 =	Assign SPI1 SI Input tied to RF	ave Select (S 2181	S1) to the Corre	esponding RPn	Pin bits	
bit 7-0	SS1R<7:0>: 10110101 = 10110100 =	Assign SPI1 SI Input tied to RF	ave Select (S 2181	S1) to the Corre	esponding RPn	Pin bits	
bit 7-0	SS1R<7:0>: . 10110101 = 10110100 =	Assign SPI1 SI Input tied to RF Input tied to RF	ave Select (S 2181 2180	S1) to the Corre	esponding RPn	Pin bits	
bit 7-0	SS1R<7:0>: . 10110101 = 10110100 = 00000001 =	Assign SPI1 SI Input tied to RF	ave Select (S 2181 2180 21	S1) to the Corre	esponding RPn	Pin bits	

00000000 = Input tied to Vss

10110101 = Input tied to RP181 10110100 = Input tied to RP180

00000001 = Input tied to RP1 00000000 = Input tied to Vss

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SCK2INR7 SCK2INR6 SCK2INR5 SCK2INR3 SCK2INR1 SCK2INR0 SCK2INR4 SCK2INR2 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SDI2R7 SDI2R6 SDI2R5 SDI2R4 SDI2R3 SDI2R2 SDI2R1 SDI2R0 bit 7 bit 0 Legend: U = Unimplemented bit, read as '0' R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 SCK2INR<7:0>: Assign SPI2 Clock Input (SCK2) to the Corresponding RPn Pin bits 10110101 = Input tied to RP181 10110100 = Input tied to RP180 00000001 = Input tied to RP1

SDI2R<7:0>: Assign SPI2 Data Input (SDI2) to the Corresponding RPn Pin bits

REGISTER 10-14: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

bit 7-0

REGISTER 10-15: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	_	_	—	—	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SS2F	< <7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-8	Unimplemen	ted: Read as	'0'				
bit 7-0	SS2R<7:0>:	Assign SPI2 S	lave Select (S	S2) to the Cor	responding RPi	n Pin bits	
	10110101 =	Input tied to R	P181				
		Input tied to R					
	•	•					
	•						
	•						
	00000001 =	Input tied to R	P1				
	00000000 =	Input tied to V	SS				

REGISTER 10-16: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SYNCI	1R<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_		_	_	—
bit 7			•				bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-8	SYNCI1R<7	': 0>: Assign PW	/M Synchroniz	ation Input 1 to	o the Correspor	nding RPn Pin b	oits
		= Input tied to R	-	·		C	
		- Input tied to R					
	•	•					
	•						
	•						
	00000001 =	= Input tied to R	P1				
	00000000	= Input tied to V	SS				
bit 7-0	Unimpleme	nted: Read as	ʻ0'				
	•						

REGISTER 10-17: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	—	—	—	—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SYNCI	2R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown				
bit 15-8	Unimplemer	ted: Read as	ʻ0'					
bit 7-0	SYNCI2R<7:	0>: Assign PW	/M Synchroniz	ation Input 2 to	o the Correspor	nding RPn Pin b	oits	
		Input tied to R	-	•		0		
		Input tied to R						
	•							
	•							
	•							
	00000001 =	Input tied to R	P1					
	00000000 =	Input tied to V	SS					

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT6R7	FLT6R6	FLT6R5	FLT6R4	FLT6R3	FLT6R2	FLT6R1	FLT6R0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT5R7	FLT5R6	FLT5R5	FLT5R4	FLT5R3	FLT5R2	FLT5R1	FLT5R0
bit 7							bit C
_egend: R = Readable	> hit	W = Writable	hit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	10110100 = • • 00000001 = 00000000 =	Input tied to RI Input tied to RI Input tied to RI Input tied to Vs	P180 P1 SS				
bit 7-0	10110101 = 10110100 = • • • 00000001 =	: Assign PWM Input tied to RI Input tied to RI Input tied to RI Input tied to Vs	P181 P180 P1	to the Corresp	oonding RPn Pi	n bits	

REGISTER 10-18: RPINR42: PERIPHERAL PIN SELECT INPUT REGISTER 42

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
FLT8R7	FLT8R6	FLT8R5	FLT8R4	FLT8R3	FLT8R2	FLT8R1	FLT8R0	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
FLT7R7	FLT7R6	FLT7R5	FLT7R4	FLT7R3	FLT7R2	FLT7R1	FLT7R0	
bit 7							bit (
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read		as '0'		
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cleared x = Bit is		x = Bit is unkr	is unknown	
	• • 00000001 =	Input tied to RI Input tied to RI Input tied to Vs	P1					
bit 7-0	FLT7R<7:0> 10110101 = 10110100 = • •	Assign PWM Input tied to RI Input tied to RI	Fault 7 (FLT7) P181 P180 P1	to the Corresp	oonding RPn Pi	n bits		

REGISTER 10-19: RPINR43: PERIPHERAL PIN SELECT INPUT REGISTER 43

REGISTER 10-20: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP33R5	RP33R4	RP33R3	RP33R2	RP33R1	RP33R0
bit 15		•				•	bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP32R5	RP32R4	RP32R3	RP32R2	RP32R1	RP32R0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8		Peripheral Ou -2 for periphera		0	RP33 Output F	Pin bits	
bit 7-6	bit 7-6 Unimplemented: Read as '0'						
						N	

bit 5-0 **RP32R<5:0>:** Peripheral Output Function is Assigned to RP32 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-21: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP35R5	RP35R4	RP35R3	RP35R2	RP35R1	RP35R0
bit 15						·	bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	-	RP34R5	RP34R4	RP34R3	RP34R2	RP34R1	RP34R0
bit 7	·	•		·			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-14	Unimplemen	ted: Read as '	0'				

bit 13-8 **RP35R<5:0>:** Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 10-2 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP34R<5:0>:** Peripheral Output Function is Assigned to RP34 Output Pin bits (see Table 10-2 for peripheral function numbers)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP37R5	RP37R4	RP37R3	RP37R2	RP37R1	RP37R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		RP36R5	RP36R4	RP36R3	RP36R2	RP36R1	RP36R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP37R<5:0>: Peripheral Output Function is Assigned to RP37 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP36R<5:0>: Peripheral Output Function is Assigned to RP36 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-23: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP39R5	RP39R4	RP39R3	RP39R2	RP39R1	RP39R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP38R5	RP38R4	RP38R3	RP38R2	RP38R1	RP38R0
bit 7							bit 0
Legend:							
R = Readable	bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP39R<5:0>:** Peripheral Output Function is Assigned to RP39 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP38R<5:0>:** Peripheral Output Function is Assigned to RP38 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-24: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0
bit 15					•		bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8		Peripheral Ou -2 for periphera	•	•	RP41 Output F	Pin bits	
bit 7-6	Unimplemen	ted: Read as '	0'				

bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-25: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	= Writable bit		U = Unimplemented bit, read		d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP43R<5:0>:** Peripheral Output Function is Assigned to RP43 Output Pin bits (see Table 10-2 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP42R<5:0>:** Peripheral Output Function is Assigned to RP42 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-26:	RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6	

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP45R5	RP45R4	RP45R3	RP45R2	RP45R1	RP45R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP45R<5:0>: Peripheral Output Function is Assigned to RP45 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP44R<5:0>: Peripheral Output Function is Assigned to RP44 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-27: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP47R5	RP47R4	RP47R3	RP47R2	RP47R1	RP47R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP46R5	RP46R4	RP46R3	RP46R2	RP46R1	RP46R0
bit 7							bit 0
Legend:							

Logona.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP47R<5:0>:** Peripheral Output Function is Assigned to RP47 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP46R<5:0>:** Peripheral Output Function is Assigned to RP46 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 0

REGISTER 10-28: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP49R5	RP49R4	RP49R3	RP49R2	RP49R1	RP49R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP48R5	RP48R4	RP48R3	RP48R2	RP48R1	RP48R0
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is se		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8		Peripheral Ou -2 for periphera	•	•	RP49 Output P	Pin bits	
bit 7-6	Unimplemen	ted: Read as '	0'				

bit 5-0 **RP48R<5:0>:** Peripheral Output Function is Assigned to RP48 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-29: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP51R5	RP51R4	RP51R3	RP51R2	RP51R1	RP51R0
bit 15				•			bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP50R5	RP50R4	RP50R3	RP50R2	RP50R1	RP50R0
bit 7				•			bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP51R<5:0>:** Peripheral Output Function is Assigned to RP51 Output Pin bits (see Table 10-2 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP50R<5:0>:** Peripheral Output Function is Assigned to RP50 Output Pin bits (see Table 10-2 for peripheral function numbers)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP53R5	RP53R4	RP53R3	RP53R2	RP53R1	RP53R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		RP52R5	RP52R4	RP52R3	RP52R2	RP52R1	RP52R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP53R<5:0>: Peripheral Output Function is Assigned to RP53 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP52R<5:0>: Peripheral Output Function is Assigned to RP52 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-31: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP55R5	RP55R4	RP55R3	RP55R2	RP55R1	RP55R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP54R5	RP54R4	RP54R3	RP54R2	RP54R1	RP54R0
bit 7							bit 0
Legend:							
R = Readable b	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP55R<5:0>:** Peripheral Output Function is Assigned to RP55 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP54R<5:0>:** Peripheral Output Function is Assigned to RP54 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-32: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP57R5	RP57R4	RP57R3	RP57R2	RP57R1	RP57R0
bit 15	-						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP56R5	RP56R4	RP56R3	RP56R2	RP56R1	RP56R0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8 RP57R<5:0>: Peripheral Output Function is Assigned to RP57 Output Pin bits (see Table 10-2 for peripheral function numbers)							
bit 7-6							

bit 5-0 **RP56R<5:0>:** Peripheral Output Function is Assigned to RP56 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-33: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP59R5	RP59R4	RP59R3	RP59R2	RP59R1	RP59R0
bit 15					•		bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP58R5	RP58R4	RP58R3	RP58R2	RP58R1	RP58R0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
bit 15-14	Unimplemen	ted: Read as '	0'				

bit 13-8 **RP59R<5:0>:** Peripheral Output Function is Assigned to RP59 Output Pin bits (see Table 10-2 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP58R<5:0>:** Peripheral Output Function is Assigned to RP58 Output Pin bits (see Table 10-2 for peripheral function numbers)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP61R5	RP61R4	RP61R3	RP61R2	RP61R1	RP61R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP60R5	RP60R4	RP60R3	RP60R2	RP60R1	RP60R0
bit 7							bit 0
I a sus sus als							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP61R<5:0>: Peripheral Output Function is Assigned to RP61 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP60R<5:0>: Peripheral Output Function is Assigned to RP60 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-35: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15

R = Readable -n = Value at P		W = Writable bitU = Unimplemented bit, read as '0''1' = Bit is set'0' = Bit is clearedx = Bit is unknow		nown			
Legend:							
bit 7							bit 0
	—	RP62R5	RP62R4	RP62R3	RP62R2	RP62R1	RP62R0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
511 10							
bit 15	1						bit 8
_		RP63R5	RP63R4	RP63R3	RP63R2	RP63R1	RP63R0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP63R<5:0>:** Peripheral Output Function is Assigned to RP63 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP62R<5:0>:** Peripheral Output Function is Assigned to RP62 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-36: RPOR16: PERIPHERAL PIN SELECT OUTPUT REGISTER 16

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP177R5	RP177R4	RP177R3	RP177R2	RP177R1	RP177R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP176R5	RP176R4	RP176R3	RP176R2	RP176R1	RP176R0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				

 bit 7-6
 Unimplemented: Read as '0'

 bit 5-0
 RP176R<5:0>: Peripheral Output Function is Assigned to RP176 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-37: RPOR17: PERIPHERAL PIN SELECT OUTPUT REGISTER 17

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP179R5	RP179R4	RP179R3	RP179R2	RP179R1	RP179R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP178R5	RP178R4	RP178R3	RP178R2	RP178R1	RP178R0
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP179R<5:0>:** Peripheral Output Function is Assigned to RP179 Output Pin bits (see Table 10-2 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP178R<5:0>:** Peripheral Output Function is Assigned to RP178 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-38: RPOR18: PERIPHERAL PIN SELECT OUTPUT REGISTER 18

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP181R5	RP181R4	RP181R3	RP181R2	RP181R1	RP181R0
bit 15							bit 8
11.0	11.0						

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP180R5	RP180R4	RP180R3	RP180R2	RP180R1	RP180R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP181R<5:0>:** Peripheral Output Function is Assigned to RP181 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP180R<5:0>:** Peripheral Output Function is Assigned to RP180 Output Pin bits (see Table 10-2 for peripheral function numbers)

NOTES:

11.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer that can operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated in Asynchronous Counter mode from an external clock source
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler

A block diagram of Timer1 is shown in Figure 11-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit settings for different operating modes are provided in Table 11-1.

Mode	TCS	TGATE	TSYNC				
Timer	0	0	х				
Gated Timer	0	1	х				
Synchronous Counter	1	х	1				
Asynchronous Counter	1	Х	0				

TABLE 11-1: TIMER MODE SETTINGS





11.1 Timer1 Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

11.1.1 KEY RESOURCES

- "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

11.2 Timer1 Control Register

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON⁽¹⁾ _____ TSIDL ____ ____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0 U-0 TSYNC⁽¹⁾ TCS⁽¹⁾ TGATE TCKPS1 TCKPS0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TON: Timer1 On bit⁽¹⁾ 1 = Starts 16-bit Timer1 0 = Stops 16-bit Timer1 bit 14 Unimplemented: Read as '0' bit 13 TSIDL: Timer1 Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-7 Unimplemented: Read as '0' bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3 Unimplemented: Read as '0' TSYNC: Timer1 External Clock Input Synchronization Select bit⁽¹⁾ bit 2 When TCS = 1: 1 = Synchronizes external clock input 0 = Does not synchronize external clock input When TCS = 0: This bit is ignored. bit 1 TCS: Timer1 Clock Source Select bit⁽¹⁾ 1 = External clock is from pin, T1CK (on the rising edge) 0 = Internal clock (FP) bit 0 Unimplemented: Read as '0' Note 1: When Timer1 is enabled in External Synchronous Counter mode (TCS = 1, TSYNC = 1, TON = 1), any attempts by user software to write to the TMR1 register are ignored.

NOTES:

12.0 TIMER2/3 AND TIMER4/5

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 operate in three modes:

- Two Independent 16-Bit Timers (e.g., Timer2 and Timer3) with all 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period Register Match
- Time Base for Input Capture and Output Compare modules (Timer2 and Timer3 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed previously, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 12-1. T3CON and T5CON are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word (lsw); Timer3 and Timer5 are the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 and Timer5 interrupt flags.

A block diagram for an example 32-bit timer pair (Timer2/3 and Timer4/5) is shown in Figure 12-2.


12.1 Timer Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

12.1.1 KEY RESOURCES

- "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

FIGURE 12-1: TIMERX BLOCK DIAGRAM (x = 2 THROUGH 5)






FIGURE 12-2: TYPE B/TYPE C TIMER PAIR BLOCK DIAGRAM (32-BIT TIMER)

12.2 Timer Control Registers

R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON TSIDL bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 U-0 R/W-0 TCS⁽¹⁾ TGATE TCKPS1 TCKPS0 T32 ____ ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set '0' = Bit is cleared -n = Value at POR x = Bit is unknown bit 15 TON: Timerx On bit When T32 = 1: 1 = Starts 32-bit Timerx/y 0 = Stops 32-bit Timerx/y When T32 = 0: 1 = Starts 16-bit Timerx 0 = Stops 16-bit Timerx bit 14 Unimplemented: Read as '0' bit 13 TSIDL: Timerx Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-7 Unimplemented: Read as '0' bit 6 TGATE: Timerx Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled bit 5-4 TCKPS<1:0>: Timerx Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3 T32: 32-Bit Timer Mode Select bit 1 = Timerx and Timery form a single 32-bit timer 0 = Timerx and Timery act as two 16-bit timers bit 2 Unimplemented: Read as '0' bit 1 TCS: Timerx Clock Source Select bit⁽¹⁾ 1 = External clock is from pin, TxCK (on the rising edge) 0 = Internal clock (FP) bit 0 Unimplemented: Read as '0' Note 1: The TxCK pin is not available on all devices. Refer to the "Pin Diagrams" section for the available pins.

REGISTER 12-1: TxCON: (TIMER2 AND TIMER4) CONTROL REGISTER

REGISTER	12-2: TyCON	N: (TIMER3 A	ND TIMER5) CONTROL	REGISTER		
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾		TSIDL ⁽²⁾	_	_		_	_
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾	—	—	TCS ^(1,3)	—
bit 7							bit
Legend: R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 14 bit 13 bit 12-7	TSIDL: Timer 1 = Discontinu 0 = Continues	ted: Read as ' y Stop in Idle N	Aode bit ⁽²⁾ eration when ation in Idle mo	device enters I ode	dle mode		
bit 6	When TCS = This bit is igno When TCS = 1 = Gated tim	ored.	n is enabled	n Enable bit ⁽¹⁾			
bit 5-4	TCKPS<1:0> 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	: Timery Input	Clock Prescal	e Select bits ⁽¹⁾			

REGISTER 12-2: TyCON: (TIMER3 AND TIMER5) CONTROL REGISTER

	00 = 1:1
bit 3-2	Unimplemented: Read as '0'
bit 1	TCS: Timery Clock Source Select bit ^(1,3)
	1 = External clock is from pin, TyCK (on the rising edge)0 = Internal clock (FP)
bit 0	Unimplemented: Read as '0'

Note 1: When 32-bit operation is enabled (TxCON<3> = 1), these bits have no effect on Timery operation; all timer functions are set through TxCON.

2: When 32-bit timer operation is enabled (T32 = 1) in the Timerx Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all devices. See the "Pin Diagrams" section for the available pins.

13.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70000352) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurements. The dsPIC33EPXXGS50X family devices support four input capture channels.

Key features of the input capture module include:

Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules

FIGURE 13-1:


- Synchronous and Trigger modes of output compare operation, with up to 21 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter

13.1 Input Capture Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

13.1.1 KEY RESOURCES

- "Input Capture" (DS70000352) in the "dsPIC33/ PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools



INPUT CAPTURE x MODULE BLOCK DIAGRAM

proper ICx module operation or the trigger/sync source must be changed to another source option.

13.2 Input Capture Registers

- 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
_		ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		_			
oit 15		ICCIDE	IOTOLLE	IGTOLLI	IOTOLLO		bit 8			
U-0	R/W-0	R/W-0	R-0, HC, HS	R-0, HC, HS	R/W-0	R/W-0	R/W-0			
	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0			
bit 7							bit			
_egend:		HC = Hardwar	e Clearable bit	HS = Hardwa	re Settable bit					
R = Readat	le hit	W = Writable b			nented bit, rea	d as '0'				
n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unk	nown			
oit 15-14	Unimpleme	nted: Read as '0	,							
bit 13	-		in Idle Control bi	t						
	-	pture will halt in								
	0 = Input ca	pture will continu	e to operate in Cl	PU Idle mode						
oit 12-10	ICTSEL<2:0	>: Input Capture	x Timer Select bi	ts						
		· · ·	s the clock source	e of the ICx						
		110 = Reserved								
		101 = Reserved								
		 00 = T1CLK is the clock source of the ICx (only the synchronous clock is supported) 11 = T5CLK is the clock source of the ICx 								
		K is the clock so								
		K is the clock so								
	000 = T3CL	K is the clock so	urce of the ICx							
oit 9-7	Unimpleme	nted: Read as '0	,							
oit 6-5	ICI<1:0>: Nu	umber of Capture	s per Interrupt Se	elect bits (this fie	eld is not used	if ICM<2:0> =	001 or 111			
		pt on every fourth								
		pt on every third								
		pt on every seco pt on every captu	nd capture event							
oit 4	-		ow Status Flag bit	(read-only)						
			flow has occurred							
			verflow has occu							
bit 3	ICBNE: Inpu	ut Capture x Buffe	er Not Empty Stat	us bit (read-only	y)					
		pture buffer is no	ot empty, at least o	one more captu	re value can b	e read				
oit 2-0	-	nput Capture x M								
JIL 2-0		• •	ons as an interru	unt nin only in (CPU Sleen an	d Idle modes	(rising edg			
			ontrol bits are not				(Insing Cug			
		ed (module is dis								
	101 = Capt u	ure mode, every	16th rising edge (I	•	,					
			4th rising edge (P							
			ising edge (Simp							
			alling edge (Simp sing and falling ed			Is is not used i	in this mode			
		Canture v is turn		ge (Luge Delec						

001 = Capture mode, every rising ar 000 = Input Capture x is turned off

REGISTER 13-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	IC32
bit 15							bit 8

R/W-0	R/W-0, HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG ⁽²⁾	TRIGSTAT ⁽³⁾		SYNCSEL4(4)	SYNCSEL3(4)	SYNCSEL2(4)	SYNCSEL1(4)	SYNCSEL0 ⁽⁴⁾
bit 7							bit 0

Legend:	HS = Hardware Settable bi	t	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8 IC32: Input Capture x 32-Bit Timer Mode Select bit (Cascade mode)

- 1 = Odd ICx and even ICx form a single 32-bit input capture module⁽¹⁾
- 0 = Cascade module operation is disabled

bit 7 ICTRIG: Input Capture x Trigger Operation Select bit⁽²⁾

- 1 = Input source is used to trigger the input capture timer (Trigger mode)
- 0 = Input source is used to synchronize the input capture timer to a timer of another module (Synchronization mode)

bit 6 **TRIGSTAT:** Timer Trigger Status bit⁽³⁾

- 1 = ICxTMR has been triggered and is running
- 0 = ICxTMR has not been triggered and is being held clear
- bit 5 Unimplemented: Read as '0'
- **Note 1:** The IC32 bit in both the odd and even ICx must be set to enable Cascade mode.
 - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
 - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits); it can be read, set and cleared in software.
 - 4: Do not use the ICx module as its own sync or trigger source.
 - 5: This option should only be selected as a trigger source and not as a synchronization source.

REGISTER 13-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0

- **SYNCSEL<4:0>:** Input Source Select for Synchronization and Trigger Operation bits⁽⁴⁾ 11111 = No sync or trigger source for ICx
- 11111 = No sync of th 11110 = Reserved
- 11101 = **Reserved**
- 11100 **= Reserved**
- 11011 = CMP4 module synchronizes or triggers $ICx^{(5)}$
- 11010 = CMP3 module synchronizes or triggers ICx⁽⁵⁾
- 11001 = CMP2 module synchronizes or triggers $ICx^{(5)}$
- 11000 = CMP1 module synchronizes or triggers $ICx^{(5)}$
- 10111 = Reserved
- 10110 = Reserved
- 10101 = Reserved
- 10100 = Reserved
- 10011 = IC4 module interrupt synchronizes or triggers ICx
- 10010 = IC3 module interrupt synchronizes or triggers ICx
- 10001 = IC2 module interrupt synchronizes or triggers ICx
- 10000 = IC1 module interrupt synchronizes or triggers ICx
- 01111 = Timer5 synchronizes or triggers ICx
- 01110 = Timer4 synchronizes or triggers ICx
- 01101 = Timer3 synchronizes or triggers ICx (default)
- 01100 = Timer2 synchronizes or triggers ICx
- 01011 = Timer1 synchronizes or triggers ICx
- 01010 = Reserved
- 01001 = Reserved
- 01000 = IC4 module synchronizes or triggers ICx
- 00111 = IC3 module synchronizes or triggers ICx
- 00110 = IC2 module synchronizes or triggers ICx
- 00101 = IC1 module synchronizes or triggers ICx
- 00100 = OC4 module synchronizes or triggers ICx
- 00011 = OC3 module synchronizes or triggers ICx
- 00010 = OC2 module synchronizes or triggers ICx
- 00001 = OC1 module synchronizes or triggers ICx
- 00000 = No sync or trigger source for ICx
- **Note 1:** The IC32 bit in both the odd and even ICx must be set to enable Cascade mode.
 - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
 - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits); it can be read, set and cleared in software.
 - 4: Do not use the ICx module as its own sync or trigger source.
 - 5: This option should only be selected as a trigger source and not as a synchronization source.

14.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Output Compare with Dedicated Timer" (DS70005159) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select one of six available clock sources for its time base. The module compares the value of the timer with the value of one or two Compare registers, depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.


14.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

14.1.1 KEY RESOURCES

- "Output Compare with Dedicated Timer" (DS70005159) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

FIGURE 14-1: OUTPUT COMPARE x MODULE BLOCK DIAGRAM



14.2 Output Compare Control Registers

REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0					
	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0							
bit 15							bit					
R/W-0	U-0	U-0	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0					
ENFLTA			OCFLTA	TRIGMODE	OCM2	OCM1	OCM0					
bit 7			001217	TRIOMODE	001112	00111	bit					
Legend:												
R = Readable bit		W = Writable bit U = Unimplemented bit, read as '0'										
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown						
bit 15-14	Unimplemented: Read as '0'											
bit 13	OCSIDL: Output Compare x Stop in Idle Mode Control bit											
	1 = Output Compare x halts in CPU Idle mode											
	 0 = Output Compare x continues to operate in CPU Idle mode 											
bit 12-10	OCTSEL<2:0>: Output Compare x Clock Select bits											
	111 = Peripheral clock (FP)											
	110 = Reserved											
	101 = Reserved100 = T1CLK is the clock source of the OCx (only the synchronous clock is supported)											
	011 = TSCLK is the clock source of the OCx											
	010 = T4CLK is the clock source of the OCx											
		001 = T3CLK is the clock source of the OCx										
	000 = T2CLK is the clock source of the OCx											
bit 9-8	Unimplemented: Read as '0'											
bit 7	ENFLTA: Fault A Input Enable bit											
	1 = Output Compare Fault A input (OCFA) is enabled											
	0 = Output Compare Fault A input (OCFA) is disabled											
bit 6-5	Unimplemented: Read as '0'											
bit 4	OCFLTA: PWM Fault A Condition Status bit											
	 1 = PWM Fault A condition on the OCFA pin has occurred 0 = No PWM Fault A condition on the OCFA pin has occurred 											
bit 3	TRIGMODE: Trigger Status Mode Select bit											
	1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software											
	0 = TRIGSTAT is cleared only by software											
Note 1.	OCvP and O(CVDS are doubl	e-buffered in P\	MM mode only								

Note 1: OCxR and OCxRS are double-buffered in PWM mode only.

REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits
 - 111 = Center-Aligned PWM mode: Output is set high when OCxTMR = OCxR and set low when OCxTMR = OCxRS⁽¹⁾
 - 110 = Edge-Aligned PWM mode: Output is set high when OCxTMR = 0 and set low when OCxTMR = OCxR⁽¹⁾
 - 101 = Double Compare Continuous Pulse mode: Initializes OCx pin low, toggles OCx state continuously on alternate matches of OCxR and OCxRS
 - 100 = Double Compare Single-Shot mode: Initializes OCx pin low, toggles OCx state on matches of OCxR and OCxRS for one cycle
 - 011 = Single Compare mode: Compare event with OCxR, continuously toggles OCx pin
 - 010 = Single Compare Single-Shot mode: Initializes OCx pin high, compare event with OCxR, forces OCx pin low
 - 001 = Single Compare Single-Shot mode: Initializes OCx pin low, compare event with OCxR, forces OCx pin high
 - 000 = Output compare channel is disabled
- Note 1: OCxR and OCxRS are double-buffered in PWM mode only.

REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0				
FLTMD	FLTOUT	FLTTRIEN	OCINV		_	_	OC32				
bit 15				•			bit 8				
R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0				
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0				
bit 7							bit 0				
Legend:		HS = Hardwa									
R = Readable		W = Writable	bit	-	nented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15	FLTMD: Fault Mode Select bit										
	1 = Fault mode is maintained until the Fault source is removed; the corresponding OCFLTA bit is										
	cleared in software and a new PWMx period starts 0 = Fault mode is maintained until the Fault source is removed and a new PWMx period starts										
bit 14	FLTOUT: Fault Out bit										
DIC 14	1 = PWMx output is driven high on a Fault										
	0 = PWMx output is driven high on a Fault										
bit 13	FLTTRIEN: Fault Output State Select bit										
	1 = OCx pin is tri-stated on a Fault condition										
	0 = OCx pin I/O state is defined by the FLTOUT bit on a Fault condition										
bit 12	OCINV: Output Compare x Invert bit										
	1 = OCx output is inverted										
	0 = OCx output is not inverted										
bit 11-9	Unimplemented: Read as '0'										
bit 8	OC32: Cascade Two OCx Modules Enable bit (32-bit operation)										
	1 = Cascade module operation is enabled										
	0 = Cascade module operation is disabled										
bit 7	OCTRIG: Output Compare x Trigger/Sync Select bit										
	 Triggers OCx from the source designated by the SYNCSELx bits Synchronizes OCx with the source designated by the SYNCSELx bits 										
bit 6	TRIGSTAT: Timer Trigger Status bit										
Sit o	1 = Timer source has been triggered and is running										
	0 = Timer source has not been triggered and is being held clear										
bit 5	OCTRIS: Output Compare x Output Pin Direction Select bit										
	1 = OCx is tri-stated										
	0 = OCx module drives the OCx pin										
	0 = OCx mod	lule drives the	JCx pin								

Note 1: Do not use the OCx module as its own synchronization or trigger source.
 When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module

as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it.

REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
 - 11111 = OCxRS compare event is used for synchronization
 - 11110 = INT2 pin synchronizes or triggers OCx
 - 11101 = INT1 pin synchronizes or triggers OCx
 - 11100 = Reserved
 - 11011 = CMP4 module synchronizes or triggers OCx
 - 11010 = CMP3 module synchronizes or triggers OCx
 - 11001 = CMP2 module synchronizes or triggers OCx
 - 11000 = CMP1 module synchronizes or triggers OCx
 - 10111 = Reserved
 - 10110 = Reserved
 - 10101 = Reserved
 - 10100 = Reserved
 - 10011 = IC4 input capture interrupt event synchronizes or triggers OCx
 - 10010 = IC3 input capture interrupt event synchronizes or triggers OCx
 - 10001 = IC2 input capture interrupt event synchronizes or triggers OCx
 - 10000 = IC1 input capture interrupt event synchronizes or triggers OCx
 - 01111 = Timer5 synchronizes or triggers OCx
 - 01110 = Timer4 synchronizes or triggers OCx
 - 01101 = Timer3 synchronizes or triggers OCx
 - 01100 = Timer2 synchronizes or triggers OCx (default)
 - 01011 = Timer1 synchronizes or triggers OCx
 - 01010 = Reserved
 - 01001 = Reserved
 - 01000 = IC4 input capture event synchronizes or triggers OCx
 - 00111 = IC3 input capture event synchronizes or triggers OCx
 - 00110 = IC2 input capture event synchronizes or triggers OCx
 - 00101 = IC1 input capture event synchronizes or triggers OCx
 - 00100 = OC4 module synchronizes or triggers $OCx^{(1,2)}$
 - 00011 = OC3 module synchronizes or triggers $OCx^{(1,2)}$
 - 00010 = OC2 module synchronizes or triggers $OCx^{(1,2)}$
 - 00001 = OC1 module synchronizes or triggers $OCx^{(1,2)}$
 - 00000 = No sync or trigger source for OCx
- Note 1: Do not use the OCx module as its own synchronization or trigger source.
 - **2:** When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it.

NOTES:

15.0 HIGH-SPEED PWM

Note: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed PWM Module" (DS70000323) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The high-speed PWM module on dsPIC33EPXXGS50X devices supports a wide variety of PWM modes and output formats. This PWM module is ideal for power conversion applications, such as:

- AC/DC Converters
- DC/DC Converters
- Power Factor Correction
- Uninterruptible Power Supply (UPS)
- Inverters
- Battery Chargers
- Digital Lighting

15.1 Features Overview

The high-speed PWM module incorporates the following features:

- Five PWMx generators with two outputs per generator
- · Two master time base modules
- Individual time base and duty cycle for each PWM output
- Duty cycle, dead time, phase shift and a frequency resolution of 1.04 ns
- Independent Fault and current-limit inputs
- · Redundant output
- True independent output
- Center-Aligned PWM mode
- · Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Dual trigger from PWMx to Analog-to-Digital Converter (ADC)
- PWMxL and PWMxH output pin swapping
- Independent PWMx frequency, duty cycle and phase-shift changes
- Enhanced Leading-Edge Blanking (LEB) functionality
- PWM capture functionality

Note: Duty cycle, dead time, phase shift and frequency resolution is 8.32 ns in Center-Aligned PWM mode.

Figure 15-1 conceptualizes the PWM module in a simplified block diagram. Figure 15-2 illustrates how the module hardware is partitioned for each PWMx output pair for the Complementary PWM mode.

The PWM module contains five PWM generators. The module has up to 10 PWMx output pins: PWM1H/ PWM1L through PWM5H/PWM5L. For complementary outputs, these 10 I/O pins are grouped into high/low pairs.

15.2 Feature Description

The PWM module is designed for applications that require:

- High resolution at high PWM frequencies
- The ability to drive Standard, Edge-Aligned, Center-Aligned Complementary mode and Push-Pull mode outputs
- · The ability to create multiphase PWM outputs

Two common, medium power converter topologies are push-pull and half-bridge. These designs require the PWM output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode.

Phase-shifted PWM describes the situation where each PWM generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable.

Multiphase PWM is often used to improve DC/DC converter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC converters are often operated in parallel, but phase shifted in time. A single PWM output, operating at 250 kHz, has a period of 4 μ s but an array of four PWM channels, staggered by 1 μ s each, yields an effective switching frequency of 1 MHz. Multiphase PWM applications typically use a fixed-phase relationship.

Variable phase PWM is useful in Zero Voltage Transition (ZVT) power converters. Here, the PWM duty cycle is always 50% and the power flow is controlled by varying the relative phase shift between the two PWM generators.

15.2.1 WRITE-PROTECTED REGISTERS

On dsPIC33EPXXGS50X family devices, write protection is implemented for the IOCONx and FCLCONx registers. The write protection feature prevents any inadvertent writes to these registers. This protection feature can be controlled by the PWMLOCK Configuration bit (FDEVOPT<0>). The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring PWMLOCK = 0.

To gain write access to these locked registers, the user application must write two consecutive values (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx or FCLCONx registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. To write to both the IOCONx and FCLCONx registers requires two unlock operations.

The correct unlocking sequence is described in Example 15-1.

EXAMPLE 15-1: PWM WRITE-PROTECTED REGISTER UNLOCK SEQUENCE


; Writing to FCLCON1	register requires unlock sequence
mov #0xabcd, w10	; Load first unlock key to w10 register
mov #0x4321, w11	; Load second unlock key to w11 register
mov #0x0000, w0	; Load desired value of FCLCON1 register in w0
mov w10, PWMKEY	; Write first unlock key to PWMKEY register
mov w11, PWMKEY	; Write second unlock key to PWMKEY register
mov w0, FCLCON1	; Write desired value to FCLCON1 register
-	and polarity using the IOCON1 register register requires unlock sequence
mov #0xabcd, w10	; Load first unlock key to w10 register
mov #0x4321, w11	; Load second unlock key to w11 register
mov #0xF000, w0	; Load desired value of IOCON1 register in w0
mov w10, PWMKEY	; Write first unlock key to PWMKEY register
mov w11, PWMKEY	; Write second unlock key to PWMKEY register
mov w0, IOCON1	; Write desired value to IOCON1 register

15.3 PWM Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

15.3.1 KEY RESOURCES

- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools






FIGURE 15-2: SIMPLIFIED CONCEPTUAL BLOCK DIAGRAM OF THE HIGH-SPEED PWM

REGISTER 15-1: PTCON: PWMx TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	R-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC2 ⁽¹⁾	SYNCSRC1 ⁽¹⁾	SYNCSRC0 ⁽¹⁾	SEVTPS3 ⁽¹⁾	SEVTPS2 ⁽¹⁾	SEVTPS1 ⁽¹⁾	SEVTPS0 ⁽¹⁾
bit 7							bit 0

Legend:		HSC = Hardware Settat	ble/Clearable bit	
R = Reada	able bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	PTEN · P\	VMx Module Enable bit		
	1 = PWM	x module is enabled x module is disabled		
bit 14	Unimpler	nented: Read as '0'		
bit 13	PTSIDL:	PWMx Time Base Stop in Idle	e Mode bit	
		x time base halts in CPU Idle x time base runs in CPU Idle		
bit 12	SESTAT:	Special Event Interrupt Status	s bit	
	•	al event interrupt is pending al event interrupt is not pendir	ng	
bit 11	1 = Specia	pecial Event Interrupt Enable al event interrupt is enabled al event interrupt is disabled	bit	
bit 10	-	able Immediate Period Updat	es bit ⁽¹⁾	
		Period register is updated in Period register updates occu	nmediately ur on PWMx cycle boundaries	
bit 9	SYNCPO	L: Synchronize Input and Out	tput Polarity bit ⁽¹⁾	
		Clx/SYNCO1 polarity is inverte Clx/SYNCO1 is active-high	ed (active-low)	
bit 8	1 = SYNC	N: Primary Time Base Synchi CO1 output is enabled CO1 output is disabled	ronization Enable bit ⁽¹⁾	
bit 7	SYNCEN	External Time Base Synchro	onization Enable bit ⁽¹⁾	
		nal synchronization of primary nal synchronization of primary		
bit 6-4	SYNCSR	C<2:0>: Synchronous Source	e Selection bits ⁽¹⁾	
	111 = Re: 101 = Re: 011 = Re: 011 = Re: 010 = Re: 001 = SY 000 = SY	served served served served NCI2		
Noto 1:				ing the SVNCIX feature, the use

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.

REGISTER 15-1: PTCON: PWMx TIME BASE CONTROL REGISTER (CONTINUED)

bit 3-0 SEVTPS<3:0>: PWMx Special Event Trigger Output Postscaler Select bits⁽¹⁾
 1111 = 1:16 Postscaler generates a Special Event Trigger on every sixteenth compare match event
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 <l

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.

REGISTER 15-2: PTCON2: PWMx CLOCK DIVIDER SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—		—	—	—	F	CLKDIV<2:0>	(1)
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits⁽¹⁾

111 = Reserved

- 110 = Divide-by-64, maximum PWM timing resolution
- 101 = Divide-by-32, maximum PWM timing resolution
- 100 = Divide-by-16, maximum PWM timing resolution
- 011 = Divide-by-8, maximum PWM timing resolution
- 010 = Divide-by-4, maximum PWM timing resolution
- 001 = Divide-by-2, maximum PWM timing resolution
- 000 = Divide-by-1, maximum PWM timing resolution (power-on default)

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 15-3: PTPER: PWMx PRIMARY MASTER TIME BASE PERIOD REGISTER^(1,2)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
10.00-1	10/00-1	10.00-1		ER<7:0>	10.00-0	10,00-0	10/00-0
bit 7							bit 0
Logondu							
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	0' = Bit is cleared x = Bit is unknown		

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

Note 1: The PWMx time base has a minimum value of 0x0010 and a maximum value of 0xFFF8.

2: Any period value that is less than 0x0028 must have the Least Significant 3 bits set to '0', thus yielding a period resolution at 8.32 ns (at fastest auxiliary clock rate).

REGISTER 15-4: SEVTCMP: PWMx SPECIAL EVENT COMPARE REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTCM	P<12:5>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	ę	SEVTCMP<4:0>	>		—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 SEVTCMP<12:0>: Special Event Compare Count Value bits

bit 2-0 Unimplemented: Read as '0'

Note 1: One LSB = 1.04 ns (at fastest auxiliary clock rate); therefore, the minimum SEVTCMP resolution is 8.32 ns.

REGISTER 15-5: STCON: PWMx SECONDARY MASTER TIME BASE CONTROL REGISTER

U-0	U-0	U-0	R-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0	
	—	—	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL	SYNCOEN	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0	
bit 7							bit	
Legend:		HSC = Hardw	are Settable/Cl	earable bit				
R = Readable	e bit	W = Writable	oit	U = Unimplem	nented bit, read	1 as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown	
bit 15-13		tad. Daad as "	`					
bit 12	-	ted: Read as ' cial Event Inter						
	•		interrupt is per	ndina				
			interrupt is not					
bit 11		al Event Interru	-					
			interrupt is ena interrupt is disa					
bit 10 EIPU: Enable Immediate Period Updates bit ⁽¹⁾								
			register is upd register update			ndaries		
bit 9	SYNCPOL: S	Synchronize Input and Output Polarity bit						
			y is inverted (a y is active-high					
bit 8	SYNCOEN: S	econdary Mast	ter Time Base S	Synchronizatio	n Enable bit			
		output is enabl output is disab						
bit 7	SYNCEN: Ext	ternal Seconda	ry Master Time	Base Synchro	nization Enabl	e bit		
		•	of secondary t of secondary t					
bit 6-4	SYNCSRC<2	:0>: Secondary	/ Time Base Sy	nc Source Sel	ection bits			
	111 = Reserv 101 = Reserv 100 = Reserv 011 = Reserv 010 = Reserv 001 = SYNCI 000 = SYNCI	ed ed ed 2						
bit 3-0	SEVTPS<3:0	>: PWMx Seco	ndary Special E	Event Trigger C	Dutput Postsca	ler Select bits		
	1111 = 1:16 F 0001 = 1:2 Pc							
	•							
	•							
	0000 = 1:1 P	ataaala						

Note 1: This bit only applies to the secondary master time base period.

REGISTER 15-6: STCON2: PWMx SECONDARY CLOCK DIVIDER SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15					•		bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	—		—	PCLKDIV<2:0> ⁽¹⁾		
bit 7					•		bit 0
Legend:							
R = Readable	e bit	W = Writable b	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown

bit 15-3 Unimplemented: Read as '0'

bit 2-0

- PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits⁽¹⁾
 - 111 = Reserved
 - 110 = Divide-by-64, maximum PWM timing resolution
 - 101 = Divide-by-32, maximum PWM timing resolution
 - 100 = Divide-by-16, maximum PWM timing resolution
 - 011 = Divide-by-8, maximum PWM timing resolution
 - 010 = Divide-by-4, maximum PWM timing resolution
 - 001 = Divide-by-2, maximum PWM timing resolution
 - 000 = Divide-by-1, maximum PWM timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 15-7: STPER: PWMx SECONDARY MASTER TIME BASE PERIOD REGISTER^(1,2)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			STPE	R<15:8>				
bit 15							bit 8	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			STPI	ER<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is u		x = Bit is unkr	nown	

bit 15-0 STPER<15:0>: Secondary Master Time Base (SMTMR) Period Value bits

Note 1: The PWMx time base has a minimum value of 0x0010 and a maximum value of 0xFFF8.

2: Any period value that is less than 0x0028 must have the Least Significant 3 bits set to '0', thus yielding a period resolution at 8.32 ns (at fastest auxiliary clock rate).

REGISTER 15-8: SSEVTCMP: PWMx SECONDARY SPECIAL EVENT COMPARE REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SSEVTC	MP<12:5>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	S	SEVTCMP<4:0)>		—		_
bit 7							bit 0
Legend:							

=ogona.						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-3 SSEVTCMP<12:0>: Special Event Compare Count Value bits

bit 2-0 Unimplemented: Read as '0'

Note 1: One LSB = 1.04 ns (at fastest auxiliary clock rate); therefore, the minimum SEVTCMP resolution is 8.32 ns.

REGISTER 15-9: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER⁽¹⁾

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	_	—	—	—	—	CHOPCLK6	CHOPCLK5
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHOPCLK4	CHOPCLK3	CHOPCLK2	CHOPCLK1	CHOPCLK0	—	—	—
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

 bit 15
 CHPCLKEN: Enable Chop Clock Generator bit

 1 = Chop clock generator is enabled
 0 = Chop clock generator is disabled

 bit 14-10
 Unimplemented: Read as '0'

 bit 9-3
 CHOPCLK<6:0>: Chop Clock Divider bits

 Value is in 8.32 ns increments. The frequency of the chop clock signal is given by:
Chop Frequency = 1/(16.64 * (CHOP<7:3> + 1) * Primary Master PWM Input Clock Period)

 bit 2-0
 Unimplemented: Read as '0'

Note 1: The chop clock generator operates with the primary PWMx clock prescaler (PCLKDIV<2:0>) in the PTCON2 register (Register 15-2).

REGISTER 15-10: MDC: PWMx MASTER DUTY CYCLE REGISTER^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			MDC	C<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			MD	C<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR (1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 MDC<15:0>: PWMx Master Duty Cycle Value bits

Note 1: The smallest pulse width that can be generated on the PWMx output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

2: As the duty cycle gets closer to 0% or 100% of the PWMx period (0 to 40 ns, depending on the mode of operation), PWMx duty cycle resolution will increase from 1 to 3 LSBs.

REGISTER 15-11: PWMKEY: PWMx PROTECTION LOCK/UNLOCK KEY REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWMKE	Y<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWMKE	EY<7:0>			
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **PWMKEY<15:0>:** PWMx Protection Lock/Unlock Key Value bits

R-0, HSC	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT ⁽¹) CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽³⁾	MDCS ⁽³⁾
bit 15	·				·		bit 8
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC1	DTC0	_	_	MTBS	CAM ^(2,3,4)	XPRES ⁽⁵⁾	IUE
bit 7	2.00				0,	7.1.1.20	bit C
Legend:		HSC = Hardw	are Settable/C	learable bit			
R = Readab	ole bit	W = Writable I			mented bit, read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	NOWD
					arcu		
bit 15	FLTSTAT: Fau	ult Interrupt Sta	tus bit ⁽¹⁾				
		rupt is pending					
		nterrupt is pend					
		ared by setting					
bit 14		ent-Limit Interr	•	1			
		nit interrupt is p t-limit interrupt					
		ared by setting					
bit 13		igger Interrupt S					
		errupt is pendi					
		interrupt is per ared by setting					
bit 12	FLTIEN: Fault	t Interrupt Enab	le bit				
		rupt is enabled rupt is disabled		TAT bit is clea	ired		
bit 11	CLIEN: Curre	nt-Limit Interru	ot Enable bit				
		mit interrupt is e mit interrupt is c		e CLSTAT bit	is cleared		
bit 10	TRGIEN: Trig	ger Interrupt Er	nable bit				
		event generates ent interrupts a			AT bit is cleared		
bit 9	ITB: Independ	lent Time Base	Mode bit ⁽³⁾				
		SPHASEx regis			eriod for this PV ator	VMx generator	
bit 8	MDCS: Maste	er Duty Cycle R	egister Select	bit ⁽³⁾			
					PWMx generato		
Note 1: S	Software must cle	ar the interrupt	status here ar	nd in the corre	sponding IFSx b	oit in the interru	pt controller.
2: T	The Independent CAM bit is ignored	Time Base mod					-
	These bits should		d after the PW	/Mx is enabled	by setting PTE	N = 1 (PTCON	<15>).
	Center-Aligned m	-				-	-
r	egisters. The hig he fastest clock.						
5: (Configure CLMO		Ix<8>) and ITE	8 = 1 (PWMCC	0Nx<9>) to oper	ate in External	Period Reset

REGISTER 15-12: PWMCONx: PWMx CONTROL REGISTER (x = 1 to 5) (CONTINUED)

- bit 7-6 DTC<1:0>: Dead-Time Control bits 11 = Reserved 10 = Dead-time function is disabled 01 = Negative dead time is actively applied for Complementary Output mode 00 = Positive dead time is actively applied for all Output modes bit 5-4 Unimplemented: Read as '0' bit 3 MTBS: Master Time Base Select bit 1 = PWMx generator uses the secondary master time base for synchronization and the clock source for the PWMx generation logic (if secondary time base is available) 0 = PWMx generator uses the primary master time base for synchronization and the clock source for the PWMx generation logic **CAM:** Center-Aligned Mode Enable bit^(2,3,4) bit 2 1 = Center-Aligned mode is enabled 0 = Edge-Aligned mode is enabled bit 1 XPRES: External PWMx Reset Control bit⁽⁵⁾ 1 = Current-limit source resets the time base for this PWMx generator if it is in Independent Time Base mode 0 = External pins do not affect the PWMx time base bit 0 **IUE:** Immediate Update Enable bit 1 = Updates to the active Duty Cycle, Phase Offset, Dead-Time and local Time Base Period registers are immediate 0 = Updates to the active Duty Cycle, Phase Offset, Dead-Time and local Time Base Period registers are synchronized to the local PWMx time base Note 1: Software must clear the interrupt status here and in the corresponding IFSx bit in the interrupt controller. 2: The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored. 3: These bits should not be changed after the PWMx is enabled by setting PTEN = 1 (PTCON<15>). 4: Center-Aligned mode ignores the Least Significant 3 bits of the Duty Cycle, Phase and Dead-Time
 - registers. The highest Center-Aligned mode resolution available is 8.32 ns with the clock prescaler set to the fastest clock.
 5. Configure CLMOD = 0 (ECLCONx<8>) and ITB = 1 (PWMCONx<9>) to operate in External Period Reset
 - 5: Configure CLMOD = 0 (FCLCONx<8>) and ITB = 1 (PWMCONx<9>) to operate in External Period Reset mode.

REGISTER 15-13: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER (x = 1 to 5)^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDO	Cx<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown	

bit 15-0 **PDCx<15:0>:** PWMx Generator Duty Cycle Value bits

- **Note 1:** In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In the Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of both the PWMxH and PWMxL.
 - **2:** The smallest pulse width that can be generated on the PWMx output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period 0x0008.
 - **3:** As the duty cycle gets closer to 0% or 100% of the PWMx period (0 to 40 ns, depending on the mode of operation), PWMx duty cycle resolution will increase from 1 to 3 LSBs.

REGISTER 15-14: SDCx: PWMx SECONDARY DUTY CYCLE REGISTER (x = 1 to 5)^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SDC	x<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SDC	Cx<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		pit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1		'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 SDCx<15:0>: PWMx Secondary Duty Cycle for PWMxL Output Pin bits

- **Note 1:** The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.
 - **2:** The smallest pulse width that can be generated on the PWMx output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period 0x0008.
 - **3:** As the duty cycle gets closer to 0% or 100% of the PWMx period (0 to 40 ns, depending on the mode of operation), PWMx duty cycle resolution will increase from 1 to 3 LSBs.

x = Bit is unknown

REGISTER 15-15: PHASEX: PWMx PRIMARY PHASE-SHIFT REGISTER (x = 1 to 5)^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	SEx<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

bit 15-0 **PHASEx<15:0>:** PWMx Phase-Shift Value or Independent Time Base Period for the PWMx Generator bits

Note 1: If PWMCONx<9> = 0, the following applies based on the mode of operation:

'1' = Bit is set

- Complementary, Redundant and Push-Pull Output mode (IOCONx<11:10> = 00, 01 or 10); PHASEx<15:0> = Phase-shift value for PWMxH and PWMxL outputs
- True Independent Output mode (IOCONx<11:10> = 11); PHASEx<15:0> = Phase-shift value for PWMxH only
- When the PHASEx/SPHASEx registers provide the phase shift with respect to the master time base; therefore, the valid range is 0x0000 through period

'0' = Bit is cleared

- **2:** If PWMCONx<9> = 1, the following applies based on the mode of operation:
 - Complementary, Redundant, and Push-Pull Output mode (IOCONx<11:10> = 00, 01 or 10); PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL
 - True Independent Output mode (IOCONx<11:10> = 11); PHASEx<15:0> = Independent time base period value for PWMxH only
 - When the PHASEx/SPHASEx registers provide the local period, the valid range is 0x0000 through 0xFFF8

-n = Value at POR

REGISTER 15-16: SPHASEx: PWMx SECONDARY PHASE-SHIFT REGISTER (x = 1 to 5)^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHA	SEx<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHA	SEx<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented				ented bit, rea	ad as '0'		
-n = Value at F	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr		iown				

bit 15-0 **SPHASEx<15:0>:** Secondary Phase Offset for PWMxL Output Pin bits (used in Independent PWM mode only)

- **Note 1:** If PWMCONx<9> = 0, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (IOCONx<11:10> = 00, 01 or 10); SPHASEx<15:0> = Not used
 - True Independent Output mode (IOCONx<11:10> = 11), PHASEx<15:0> = Phase-shift value for PWMxL only
 - **2:** If PWMCONx<9> = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (IOCONx<11:10> = 00, 01 or 10); SPHASEx<15:0> = Not used
 - True Independent Output mode (IOCONx<11:10> = 11); PHASEx<15:0> = Independent time base period value for PWMxL only
 - When the PHASEx/SPHASEx registers provide the local period, the valid range of values is 0x0010-0xFFF8

REGISTER 15-17: DTRx: PWMx DEAD-TIME REGISTER (x = 1 to 5)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_		DTRx<13:8>							
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			DTR	x<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
-n = Value at I	POR						nown			

bit 15-14Unimplemented: Read as '0'bit 13-0DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 15-18: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER (x = 1 to 5)

						· /	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			ALTDTF	Rx<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ALTDT	Rx<7:0>			
bit 7							bit 0


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 15-19: TRGCONX: PWMx TRIGGER CONTROL REGISTER (x = 1 to 5)

TRGDIV3		R/W-0	R/W-0	U-0	U-0	U-0	U-0				
INGDIV5	TRGDIV2	TRGDIV1	TRGDIV0				—				
bit 15	•		I				bit 8				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
DTM ⁽¹⁾		TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0				
bit 7			I				bit C				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-12	TRGDIV<3:0	>: Trigger # Ou	tput Divider bit	S							
		er output for ev	-								
	1110 = Trigg e	er output for eve	ery 15th trigger	revent							
	1110 = Trigger output for every 15th trigger event 1101 = Trigger output for every 14th trigger event										
	1100 = Trigger output for every 13th trigger event										
	1011 = Trigger output for every 12th trigger event 1010 = Trigger output for every 11th trigger event										
	1001 = Trigger output for every 10th trigger event 1000 = Trigger output for every 9th trigger event										
	0111 = Trigger output for every 8th trigger event										
	0110 = Trigger output for every 7th trigger event										
	0101 = Trigger output for every 6th trigger event										
	0100 = Trigger output for every 5th trigger event										
		0011 = Trigger output for every 4th trigger event									
	0010 = Trigger output for every 3rd trigger event 0001 = Trigger output for every 2nd trigger event										
		er output for even									
bit 11-8		ted: Read as '									
bit 7	-										
	DTM: Dual Trigger Mode bit ⁽¹⁾ 1 = Secondary trigger event is combined with the primary trigger event to create a PWM trigger										
	 0 = Secondary trigger event is not combined with the primary trigger event to create a PWM trigger 										
	two separate PWM triggers are generated										
bit 6	Unimplemen	ted: Read as '0)'								
bit 5-0	TRGSTRT<5	:0>: Trigger Po	stscaler Start E	Enable Select b	oits						
						fter the module	e is enabled				
	 111111 = Wait 63 PWM cycles before generating the first trigger event after the module is enabled • 										
	•										
	•										
	000010 = W a	ait 2 PWM cycle	es before aene	rating the first t	rigger event af	ter the module	is enabled				
		ait 1 PWM cycle	•	•							
		ait 0 PWM cycle									
	he secondary P	A/A 4									



R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PENH	PENL	POLH	POLL	PMOD1 ⁽¹⁾	PMOD0 ⁽¹⁾	OVRENH	OVRENL			
oit 15				·			bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
OVRDAT1	OVRDAT0	FLTDAT1 ⁽²⁾	FLTDAT0 ⁽²⁾	CLDAT1 ⁽²⁾	CLDAT0 ⁽²⁾	SWAP	OSYNC			
pit 7	0.11.27.110				0	0	bi			
_egend: R = Readabl	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'				
n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown			
oit 15	1 = PWMx mo	xH Output Pin (odule controls t dule controls th	he PWMxH pir	1						
oit 14	PENL: PWM>	L Output Pin C	wnership bit							
		odule controls t dule controls th		I						
pit 13	POLH: PWMxH Output Pin Polarity bit									
		oin is active-low								
pit 12	POLL: PWMxL Output Pin Polarity bit									
		PWMxL pin is active-low PWMxL pin is active-high								
oit 11-10	PMOD<1:0>: PWMx I/O Pin Mode bits ⁽¹⁾									
	10 = PWMx I 01 = PWMx I	O pin pair is in O pin pair is in	the Push-Pull the Redundan	•						
bit 9		verride Enable f								
		1 provides data nerator provide		he PWMxH pin PWMxH pin	I					
oit 8	OVRENL: Ov	erride Enable f	or PWMxL Pin	bit						
		0 provides data nerator provide		he PWMxL pin PWMxL pin						
oit 7-6	OVRDAT<1:0	>: Data for PW	/MxH, PWMxL	Pins if Override	e is Enabled bit	S				
				for the PWMxH for the PWMxL						
oit 5-4	FLTDAT<1:0	State for PW	MxH and PWM	1xL Pins if FLTN	MOD<1:0> are	Enabled bits ⁽²⁾				
	If Fault is acti		T1 provides th	ult Mode: e state for the I e state for the I						
	IFLTMOD (FC	CLCONx<15>) =	= 1: Independe	ent Fault Mode:	or the PWMxH					

2: State represents the active/inactive state of the PWMx depending on the POLH and POLL bits settings.

REGISTER 15-20: IOCONx: PWMx I/O CONTROL REGISTER (x = 1 to 5) (CONTINUED)

bit 3-2	CLDAT<1:0>: State for PWMxH and PWMxL Pins if CLMOD is Enabled bits ⁽²⁾
	IFLTMOD (FCLCONx<15>) = 0: Normal Fault Mode:
	If current limit is active, then CLDAT1 provides the state for the PWMxH pin.
	If current limit is active, then CLDAT0 provides the state for the PWMxL pin.
	IFLTMOD (FCLCONx<15>) = 1: Independent Fault Mode:
	CLDAT<1:0> bits are ignored.
bit 1	SWAP: SWAP PWMxH and PWMxL Pins bit
	1 = PWMxH output signal is connected to the PWMxL pins; PWMxL output signal is connected to the PWMxH pins
	0 = PWMxH and PWMxL pins are mapped to their respective pins
bit 0	OSYNC: Output Override Synchronization bit
	1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWMx time base
	0 = Output overrides via the OVRDAT<1:0> bits occur on the next CPU clock boundary
N	

- **Note 1:** These bits should not be changed after the PWMx module is enabled (PTEN = 1).
 - 2: State represents the active/inactive state of the PWMx depending on the POLH and POLL bits settings.

REGISTER 15-21: TRIGX: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER (x = 1 to 5)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TRGC	MP<12:5>				
bit 15 bit								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		TRGCMP<4:0>	>		—	—	—	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
1								

bit 15-3 **TRGCMP<12:0>:** Trigger Compare Value bits When the primary PWMx functions in the local time base, this register contains the compare values that can trigger the ADC module.

bit 2-0 Unimplemented: Read as '0'

REGISTER 15-22 FCI CONX: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL ⁽¹⁾	CLMOD		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL ⁽¹⁾	FLTMOD1	FLTMOD0		
bit 7							bit (
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
oit 14-10	outputs; the PWM Fault mode maps FLTDAT<1:0> to the PWMxH and PWMxL outputs CLSRC<4:0>: Current-Limit Control Signal Source Select for PWMx Generator bits								
				tput; the CLDAT ode maps CLE					
	•		•				puts		
bit 14-10			Control Signal	I Source Select	for PWMx Ger	nerator bits			
	11111 = Res 10001 = Res								
		log Comparato	r A						
		log Comparato							
		log Comparato							
		log Comparato							
	01100 = Fau								
	01011 = Fau	lt 11							
	01010 = Fault 10								
	01001 = Fault 9								
	01000 = Fault 8								
	00111 = Fau								
	00110 = Fau								
	00101 = Fau								
	00100 = Fau								
	00011 = Fau 00010 = Fau								
	00010 – Fau								
	00000 = Res								

- bit 9 CLPOL: Current-Limit Polarity for PWMx Generator bit⁽¹⁾ 1 = The selected current-limit source is active-low 0 = The selected current-limit source is active-high bit 8 CLMOD: Current-Limit Mode Enable for PWMx Generator bit 1 = Current-Limit mode is enabled
 - 0 = Current-Limit mode is disabled
- Note 1: These bits should be changed only when PTEN = 0 (PTCON<15>).

REGISTER 15-22: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER (x = 1 to 5) (CONTINUED)

bit 7-3	FLTSRC<4:0>: Fault Control Signal Source Select for PWMx Generator bits
	11111 = Reserved
	10001 = Reserved
	10000 = Analog Comparator 4
	01111 = Analog Comparator 3
	01110 = Analog Comparator 2
	01101 = Analog Comparator 1
	01100 = Fault 12
	01011 = Fault 11
	01010 = Fault 10
	01001 = Fault 9 01000 = Fault 8
	00111 = Fault 7
	00110 = Fault 6
	00101 = Fault 5
	00100 = Fault 4
	00011 = Fault 3
	00010 = Fault 2
	00001 = Fault 1
	00000 = Reserved
bit 2	FLTPOL: Fault Polarity for PWMx Generator bit ⁽¹⁾
	1 = The selected Fault source is active-low
	0 = The selected Fault source is active-high
bit 1-0	FLTMOD<1:0>: Fault Mode for PWMx Generator bits
	11 = Fault input is disabled
	10 = Reserved
	01 = The selected Fault source forces the PWMxH, PWMxL pins to FLTDATx values (cycle)
	00 = The selected Fault source forces the PWMxH, PWMxL pins to FLTDATx values (latched condition)

Note 1: These bits should be changed only when PTEN = 0 (PTCON<15>).

REGISTER 15-23: STRIGx: PWMx SECONDARY TRIGGER COMPARE VALUE REGISTER (x = 1 to 5)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STRGC	MP<12:5>				
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		STRGCMP<4:0	>		_	_	_	
bit 7							bit (
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-3	When the se that can trig	<12:0>: Seconda econdary PWMx ger the ADC mod	functions in th dule.	•		contains the co	ompare values	
bit 2-0	Unimpleme	nted: Read as ')'					

REGISTER 15-24: LEBCONX: PWMx LEADING-EDGE BLANKING (LEB) CONTROL REGISTER (x = 1 to 5)R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 PHR PHF PLR PLF **FLTLEBEN** CLLEBEN ____ _ bit 15 bit 8 R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 BCH⁽¹⁾ BCL⁽¹⁾ **BPHH** BPHL **BPLH** BPLL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigger the Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores the rising edge of PWMxH bit 14 PHF: PWMxH Falling Edge Trigger Enable bit 1 = Falling edge of PWMxH will trigger the Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores the falling edge of PWMxH bit 13 PLR: PWMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger the Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores the rising edge of PWMxL bit 12 PLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger the Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores the falling edge of PWMxL bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is applied to the selected Fault input 0 = Leading-Edge Blanking is not applied to the selected Fault input bit 10 CLLEBEN: Current-Limit Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is applied to the selected current-limit input 0 = Leading-Edge Blanking is not applied to the selected current-limit input Unimplemented: Read as '0' bit 9-6 BCH: Blanking in Selected Blanking Signal High Enable bit⁽¹⁾ bit 5 1 = State blanking (of current-limit and/or Fault input signals) when the selected blanking signal is high 0 = No blanking when the selected blanking signal is high bit 4 BCL: Blanking in Selected Blanking Signal Low Enable bit⁽¹⁾ 1 = State blanking (of current-limit and/or Fault input signals) when the selected blanking signal is low 0 = No blanking when the selected blanking signal is low bit 3 BPHH: Blanking in PWMxH High Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxH output is high 0 = No blanking when the PWMxH output is high bit 2 BPHL: Blanking in PWMxH Low Enable bit 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxH output is low 0 = No blanking when the PWMxH output is low

Note 1: The blanking signal is selected via the BLANKSEL<3:0> bits in the AUXCONx register.

REGISTER 15-24: LEBCONX: PWMx LEADING-EDGE BLANKING (LEB) CONTROL REGISTER (x = 1 to 5) (CONTINUED)

- bit 1
 BPLH: Blanking in PWMxL High Enable bit

 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxL output is high

 bit 0
 BPLL: Blanking in PWMxL Low Enable bit

 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxL output is low

 0 = No blanking when the PWMxL low Enable bit

 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxL output is low

 0 = No blanking when the PWMxL output is low
- **Note 1:** The blanking signal is selected via the BLANKSEL<3:0> bits in the AUXCONx register.

REGISTER 15-25: LEBDLYX: PWMx LEADING-EDGE BLANKING DELAY REGISTER (x = 1 to 5)

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	_	—	LEB<8:5>				
bit 15		•		b				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
LEB<4:0>					—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-12 Unimplemented: Read as '0'

bit 11-3 **LEB<8:0>:** Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits The value is in 8.32 ns increments.

bit 2-0 Unimplemented: Read as '0'

R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 **HRPDIS HRDDIS** ___ **BLANKSEL3** BLANKSEL2 BLANKSEL1 **BLANKSEL0** _ bit 15 bit 8 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CHOPSEL3 CHOPSEL2 CHOPSEL1 CHOPSEL0 CHOPHEN CHOPLEN bit 7 bit 0 Leaend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15 HRPDIS: High-Resolution PWMx Period Disable bit 1 = High-resolution PWMx period is disabled to reduce power consumption 0 = High-resolution PWMx period is enabled bit 14 HRDDIS: High-Resolution PWMx Duty Cycle Disable bit 1 = High-resolution PWMx duty cycle is disabled to reduce power consumption 0 = High-resolution PWMx duty cycle is enabled bit 13-12 Unimplemented: Read as '0' bit 11-8 BLANKSEL<3:0>: PWMx State Blank Source Select bits The selected state blank signal will block the current-limit and/or Fault input signals (if enabled via the BCH and BCL bits in the LEBCONx register). 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM5H is selected as the state blank source 0100 = PWM4H is selected as the state blank source 0011 = PWM3H is selected as the state blank source 0010 = PWM2H is selected as the state blank source 0001 = PWM1H is selected as the state blank source 0000 = No state blanking bit 7-6 Unimplemented: Read as '0' bit 5-2 CHOPSEL<3:0>: PWMx Chop Clock Source Select bits The selected signal will enable and disable (chop) the selected PWMx outputs. 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM5H is selected as the chop clock source 0100 = PWM4H is selected as the chop clock source 0011 = PWM3H is selected as the chop clock source 0010 = PWM2H is selected as the chop clock source 0001 = PWM1H is selected as the chop clock source 0000 = Chop clock generator is selected as the chop clock source bit 1 **CHOPHEN:** PWMxH Output Chopping Enable bit 1 = PWMxH chopping function is enabled 0 = PWMxH chopping function is disabled bit 0 CHOPLEN: PWMxL Output Chopping Enable bit 1 = PWMxL chopping function is enabled 0 = PWMxL chopping function is disabled

REGISTER 15-26: AUXCONx: PWMx AUXILIARY CONTROL REGISTER (x = 1 to 5)

© 2013-2015 Microchip Technology Inc.

REGISTER 15-27: PWMCAPX: PWMx PRIMARY TIME BASE CAPTURE REGISTER (x = 1 to 5)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			PWMCAP	<12:5> ^(1,2,3,4)			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0
	PW	MCAP<4:0> ^{(1,2,}	3,4)			—	—
bit 7							bit 0
Legend:							
R - Roodabla bi	:+	M = M/ritabla b	i+	II – Unimplom	ontod hit road		

- J			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 **PWMCAP<12:0>:** PWMx Primary Time Base Capture Value bits^(1,2,3,4) The value in this register represents the captured PWMx time base value when a leading edge is detected on the current-limit input.

bit 2-0 Unimplemented: Read as '0'

- **Note 1:** The capture feature is only available on a primary output (PWMxH).
 - 2: This feature is active only after LEB processing on the current-limit input signal is complete.
 - **3:** The minimum capture resolution is 8.32 ns.
 - 4: This feature can be used when the XPRES bit (PWMCONx<1>) is set to '0'.

16.0 SERIAL PERIPHERAL **INTERFACE (SPI)**

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (DS70005185) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface, useful for communicating with other peripherals or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP interfaces.

FIGURE 16-1:

The dsPIC33EPXXGS50X device family offers two SPI modules on a single device. These modules, which are designated as SPI1 and SPI2, are functionally identical.

Note:	In this section, the SPI modules are
	referred to together as SPIx, or separately
	as SPI1 and SPI2. Special Function
	Registers follow a similar notation. For
	example, SPIxCON refers to the control
	register for the SPI1 and SPI2 modules.


The SPIx module takes advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration.

The SPIx serial interface consists of four pins, as follows:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPIx module can be configured to operate with two, three or four pins. In 3-Pin mode, SSx is not used. In 2-Pin mode, neither SDOx nor \overline{SSx} is used.

Figure 16-1 illustrates the block diagram of the SPIx module in Standard and Enhanced modes.



SPIX MODULE BLOCK DIAGRAM

16.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on \overline{SSx} .

Note:	This	This ensures		the	first	fr	ame
	transmission		after i	nitializa	ation	is	not
	shifte	d or corrup	oted.				

- 2. In Non-Framed 3-Wire mode (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = <u>0</u>, always place a pull-down resistor on SSx.
 - **Note:** This will ensure that during power-up and initialization, the master/slave will not lose synchronization due to an errant SCKx transition that would cause the slave to accumulate data shift errors for both transmit and receive, appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the frame sync pulse is active on the SSx pin, which indicates the start of a data frame.
- Note: Not all third-party devices support Frame mode timing. Refer to the SPIx specifications in Section 26.0 "Electrical Characteristics" for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPIx data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

16.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

16.2.1 KEY RESOURCES

- "Serial Peripheral Interface (SPI)" (DS70005185) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

16.3 SPI Control Registers

REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
SPIEN	_	SPISIDL	_	—	SPIBEC2	SPIBEC1	SPIBEC0			
bit 15							bit 8			
R/W-0	R/C-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R-0, HS, HC			
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF			
bit 7							bit (
Lonondi		C - Clearabl	a hit		unted bit read	aa (0)				
Legend:	la hit	C = Clearabl		U = Unimpleme			a Clearable bi			
R = Readab		W = Writable		HS = Hardware			re Clearable bi			
-n = Value a	TPOR	'1' = Bit is se	t	'0' = Bit is clear	red	x = Bit is unkr	iown			
bit 15	SPIEN: SPIX	Enable bit								
	1 = Enables 0 = Disables		nd configures	SCKx, SDOx, SD	Ix and \overline{SSx} as	serial port pins				
bit 14	Unimpleme	nted: Read as	·'O'							
bit 13	SPISIDL: SF	Plx Stop in Idle	Mode bit							
		nues the modues the module		vhen device ente lle mode	rs Idle mode					
bit 12-11	Unimpleme	nted: Read as	·'O'							
bit 10-8	SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode)									
	Master Mode: Number of SPIx transfers that are pending.									
	Slave Mode: Number of S	Plx transfers t	hat are unrea	d.						
bit 7	SRMPT: SPIx Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode)									
		ft register is ei ft register is no		ly to send or rece	eive the data					
bit 6	SPIROV: SPIx Receive Overflow Flag bit									
	data in th	ne SPIxBUF re	gister	ed and discarded;	the user applic	ation has not re	ad the previous			
		low has occurr								
bit 5		SRXMPT: SPIx Receive FIFO Empty bit (valid in Enhanced Buffer mode)								
	1 = RX FIFO	is empty is not empty								
bit 4-2			nterrunt Mode	bits (valid in Enl	nanced Ruffer i	mode)				
511 4 -2			-			nouc)				
	110 = Interru 101 = Interru 100 = Interru	 111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set) 110 = Interrupt when the last bit is shifted into SPIxSR, and as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR and the transmit is complete 100 = Interrupt when one data is shifted into the SPIxSR, and as a result, the TX FIFO has one open memory location 								
	011 = Interru 010 = Interru 001 = Interru	upt when the S upt when the S upt when data	SPIx receive b is available in	uffer is full (SPIR uffer is 3/4 or mo the receive buffe e receive buffer	re full er (SRMPT bit		ouffer is emot			
	000 = Interru		last data in th	e receive buffer			ouffer is			

REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	1 = Transmit has not yet started, SPIxTXB is full
	0 = Transmit has started, SPIxTXB is empty
	Standard Buffer Mode:
	Automatically set in hardware when the core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.
	Enhanced Buffer Mode:
	Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	 1 = Receive is complete, SPIxRXB is full 0 = Receive is incomplete, SPIxRXB is empty
	Standard Buffer Mode:
	Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.
	Enhanced Buffer Mode:
	Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread
	buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

REGISTER 16-2: SPIx	ON1: SPIX CONTROL REGISTER 1
---------------------	------------------------------

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_		_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾			
oit 15							bit			
R/W-0						R/W-0				
SSEN ⁽²⁾	R/W-0	R/W-0	R/W-0 SPRE2 ⁽³⁾	R/W-0 SPRE1 ⁽³⁾	R/W-0 SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	R/W-0 PPRE0 ⁽³⁾			
	CKP	MSTEN	SPREZ	SPREI	SPREU	PPREI				
oit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'				
n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	nown			
oit 15-13	Unimplemer	nted: Read as '	0'							
pit 12	DISSCK: Dis	able SCKx Pin	bit (SPIx Mas	ter modes only)					
		SPIx clock is dis SPIx clock is er		ctions as I/O						
pit 11	DISSDO: Disable SDOx Pin bit									
	1 = SDOx pin is not used by the module; pin functions as I/O									
	0 = SDOx pir	n is controlled b	by the module							
pit 10	MODE16: Word/Byte Communication Select bit									
	1 = Communication is word-wide (16 bits)									
	0 = Communication is byte-wide (8 bits)									
bit 9	SMP: SPIx Data Input Sample Phase bit Master Mede:									
	<u>Master Mode:</u> 1 = Input data is sampled at the end of data output time 0 = Input data is sampled at the middle of data output time									
	Slave Mode:									
	SMP must be cleared when SPIx is used in Slave mode.									
oit 8	CKE: SPIx Clock Edge Select bit ⁽¹⁾									
	1 = Serial output data changes on transition from active clock state to Idle clock state (refer to bit 6)									
	0 = Serial output data changes on transition from Idle clock state to active clock state (refer to bit 6)									
oit 7	SSEN: Slave Select Enable bit (Slave mode) ⁽²⁾									
	$1 = \overline{SSx}$ pin is used for Slave mode									
nit 6	 0 = SSx pin is not used by the module; pin is controlled by port function CKP: Clock Polarity Select bit 									
oit 6		-		le state is a low						
	 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level 									
nit 5	MSTEN: Master Mode Enable bit									
oit 5	1 = Master mode									
oit 5										

- **2:** This bit must be cleared when FRMEN = 1.
- **3:** Do not set both primary and secondary prescalers to the value of 1:1.

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

- - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - 3: Do not set both primary and secondary prescalers to the value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL		—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
	—	—		—	_	FRMDLY	SPIBEN			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	FRMEN: Framed SPIx Support bit									
	1 = Framed SPIx support is enabled (\overline{SSx} pin is used as the frame sync pulse input/output)									
		SPIx support is o								
bit 14	SPIFSD: Frame Sync Pulse Direction Control bit									
	,	/nc pulse input (/nc pulse output	,							
bit 13	•	ame Sync Pulse	. ,							
	1 = Frame sync pulse is active-high									
	0 = Frame sy	nc pulse is activ	/e-low							
bit 12-2	Unimplemen	nted: Read as 'o)'							
bit 1	FRMDLY: Frame Sync Pulse Edge Select bit									
	1 = Frame sync pulse coincides with the first bit clock									
	•	0 = Frame sync pulse precedes the first bit clock								
bit 0	SPIBEN: Enhanced Buffer Enable bit									
		d buffer is enabl d buffer is disab		d mode)						
			ieu (Stanual)	a moue)						

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

NOTES:

17.0 INTER-INTEGRATED CIRCUIT (I²C)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit (I²C)" (DS70000195) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS50X family of devices contains two Inter-Integrated Circuit (I $^2\mathrm{C}$) modules: I2C1 and I2C2.

The I²C module provides complete hardware support for both Slave and Multi-Master modes of the I²C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx/ASCLx pin is clock
- · The SDAx/ASDAx pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7 and 10-bit addressing
- I²C Master mode supports 7 and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly
- System Management Bus (SMBus) support
- Alternate I²C pin mapping (ASCLx/ASDAx)


17.1 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

17.1.1 KEY RESOURCES

- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

FIGURE 17-1: I2Cx BLOCK DIAGRAM (x = 1 OR 2)



17.2 I²C Control Registers

REGISTER 17-1: I2CxCONL: I2Cx CONTROL REGISTER LOW

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	—	I2CSIDL	SCLREL	STRICT	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:	HC = Hardware Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	I2CEN: I2Cx Enable bit
	 1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins 0 = Disables the I2Cx module; all I²C[™] pins are controlled by port functions
bit 14	Unimplemented: Read as '0'
bit 13	I2CSIDL: I2Cx Stop in Idle Mode bit
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)
	1 = Releases SCLx clock0 = Holds SCLx clock low (clock stretch)
	If STREN = 1: Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware is clear at the beginning of every slave data byte transmission. Hardware is clear at the end of every slave address byte reception. Hardware is clear at the end of every slave data byte reception.
	<u>If STREN = 0:</u> Bit is R/S (i.e., software can only write '1' to release clock). Hardware is clear at the beginning of every slave data byte transmission. Hardware is clear at the end of every slave address byte reception.
bit 11	STRICT: Strict I2Cx Reserved Address Enable bit
	 1 = <u>Strict Reserved Addressing is Enabled:</u> In Slave mode, the device will NACK any reserved address. In Master mode, the device is allowed to generate addresses within the reserved address space.
	 0 = <u>Reserved Addressing is Acknowledged:</u> In Slave mode, the device will ACK any reserved address. In Master mode, the device should not address a slave device with a reserved address.
bit 10	A10M: 10-Bit Slave Address bit
	 1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address
bit 9	DISSLW: Disable Slew Rate Control bit
	1 = Slew rate control is disabled0 = Slew rate control is enabled
bit 8	SMEN: SMBus Input Levels bit
	 1 = Enables I/O pin thresholds compliant with SMBus specification 0 = Disables SMBus input thresholds
bit 7	GCEN: General Call Enable bit (when operating as I ² C slave)
	 1 = Enables interrupt when a general call address is received in I2CxRSR (module is enabled for reception) 0 = General call address is disabled

REGISTER 17-1: I2CxCONL: I2Cx CONTROL REGISTER LOW (CONTINUED)

bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave) Used in conjunction with the SCLREL bit.
	1 = Enables software or receives clock stretching
	0 = Disables software or receives clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit
	(when operating as I ² C master, applicable during master receive)
	1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit; hardware is clear at the end of the master Acknowledge sequence
	0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C; hardware is clear at the end of the eighth bit of the master receive data byte
	0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiates Stop condition on SDAx and SCLx pins; hardware is clear at the end of the master Stop sequence
	0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins; hardware is clear at the end of the master Repeated Start sequence
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Start condition on SDAx and SCLx pins; hardware is clear at the end of the master Start sequence

0 = Start condition is not in progress

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0								
_	_	_	_	_	—		—								
bit 15							bit 8								
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0								
	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN								
bit 7							bit C								
Legend:															
R = Readat	ole hit	W = Writable	hit	II = I Inimplem	ented bit, read	as 'O'									
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr									
		I - DILIS SEL			areu		IOWIT								
bit 15-7	Unimplemen	ted: Read as '	D '												
bit 6	PCIE: Stop C	ondition Interru	pt Enable bit (I ² C Slave mode	only)										
	•	nterrupt on dete	•		3,										
		ction interrupts													
bit 5	SCIE: Start C	ondition Interru	ipt Enable bit (I ² C Slave mode	only)										
	1 = Enables interrupt on detection of Start or Restart conditions														
	0 = Start detection interrupts are disabled														
bit 4	BOEN: Buffer Overwrite Enable bit (I ² C Slave mode only)														
	1 = I2CxRCV is updated and ACK is generated for a received address/data byte, ignoring the state of														
	the I2COV only if the RBF bit = 0 0 = I2CxRCV is only updated when I2COV is clear														
1.1.0				r is clear											
bit 3		SDAHT: SDAx Hold Time Selection bit													
	 1 = Minimum of 300 ns hold time on SDAx after the falling edge of SCLx 0 = Minimum of 100 ns hold time on SDAx after the falling edge of SCLx 														
bit 2				Enable bit (I ² C	-	V)									
						y)									
	 = Enables slave bus collision interrupts 0 = Slave bus collision interrupts are disabled 														
	If the rising edge of SCLx and SDAx is sampled low when the module is in a high state, the BCL bit is														
	set and the bus goes Idle. This Detection mode is only valid during data and ACK transmit sequences														
bit 1	AHEN: Address Hold Enable bit (I ² C Slave mode only)														
				Lx for a match		address byte,	the SCLREI								
				nd SCLx will be	held low										
		holding is disat													
bit 0		Hold Enable bit	•	• •											
				x for a received	d data byte, the	e slave hardwa	are clears the								
				LX IS NEID IOW		SCLREL (I2CxCONL<12>) bit and SCLx is held low 0 = Data holding is disabled									

REGISTER 17-2: I2CxCONH: I2Cx CONTROL REGISTER HIGH

REGISTER 17-3: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	R-0, HSC	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	ACKTIM	—	—	BCL	GCSTAT	ADD10
bit 15							bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit 0
r							
Legend:		C = Clearab		HS = Hardwar		HSC = Hardware Se	ttable/Clearable bit
R = Readab		W = Writable		'0' = Bit is clear		x = Bit is unknown	
-n = Value a	It POR	'1' = Bit is se	et	U = Unimplem	ented bit, read	as '0'	
bit 15	ACKSTAT:	Acknowledge	Status bit (wl	hen operating a	s I ² C master, a	pplicable to master tra	ansmit operation)
		was received					
		as received fi		f a slave Ackno	wlodao		
bit 14						cable to master trans	mit operation)
		transmit is in	-		o master, appli		
		transmit is no					
			• •			is clear at the end of s	lave Acknowledge.
bit 13		•		bit (I ² C Slave r	• ·		
			• .	ence, set on th	•	•	
bit 12-11		ented: Read	-	cleared on the	eth rising eage	OISCLX	
bit 12-11	-	er Bus Collisi					
				d during a mas	ter operation		
		collision dete		a dannig a niao			
	Hardware is	s set at deteo	tion of a bus	collision.			
bit 9		Seneral Call S					
		I call address					
					call address.	Hardware is clear at \$	Stop detection.
bit 8		-Bit Address		0			
		ddress was i					
		ddress was i					
	detection.	s set at the i	match of the	2nd byte of th	e matched 10	-bit address. Hardwa	re is clear at Stop
bit 7		Cx Write Coll	ision Detect I	ait			
bit i					ed because the	e I ² C module is busy	
	0 = No colli						
					TRN while bus	sy (cleared by softwar	re).
bit 6		x Receive O	•				
	1 = A byte v 0 = No over		while the I20	CxRCV registe	r was still hold	ing the previous byte	
			tempt to trans	sfer I2CxRSR 1	o I2CxRCV (c	leared by software).	
bit 5		Address bit (-		, , , , , , , , , , , , , , , , , , ,	- ,	
	—	es that the la		• ·			
				ed was a devid			
	Hardware is	s clear at a d	evice addres	s match. Hard	vare is set by i	reception of a slave b	yte.

REGISTER 17-3: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (I ² C Slave mode only)
	 Read – Indicates data transfer is output from the slave
	0 = Write – Indicates data transfer is input to the slave
	Hardware is set or clear after reception of an I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive is not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2CxTRN is full
	0 - Transmit is complete I2CyTPN is empty

0 = Transmit is complete, I2CxTRN is empty

Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of a data transmission.

REGISTER 17-4: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	_	_	—		AMSł	<9:8>
bit 15		· · · · ·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is		x = Bit is unkr	nown				

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSK<9:0>: Address Mask Select bits

For 10-Bit Address:

1 = Enables masking for bit Ax of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax; bit match is required in this position

For 7-Bit Address (I2CxMSK<6:0> only):

1 = Enables masking for bit Ax + 1 of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax + 1; bit match is required in this position

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS50X family of devices contains two UART modules.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXGS50X device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.


The primary features of the UARTx module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps in 16x mode at 70 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps in 4x mode at 70 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit Mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UARTx Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UARTx module is shown in Figure 18-1. The UARTx module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UARTX SIMPLIFIED BLOCK DIAGRAM



18.1 UART Helpful Tips

- In multi-node, direct connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pullup or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the UxRX pin.
 - b) If URXINV = 1, use a pull-down resistor on the UxRX pin.
- 2. The first character received on a wake-up from Sleep mode, caused by activity on the UxRX pin of the UARTx module, will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

18.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

18.2.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

18.3 UART Control Registers

REGISTER 18-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
UARTEN ⁽¹⁾	_	USIDL	IREN ⁽²⁾	RTSMD		UEN1	UEN0			
bit 15							bit 8			
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL			
bit 7							bit (
Legend:		HC = Hardwar	e Clearable b	it						
R = Readable	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own			
bit 15	1 = UARTx i 0 = UARTx i minimal	s disabled; all U	ARTx pins are ARTx pins are			ed by UEN<1:0 UARTx power co				
bit 14	Unimplemer	nted: Read as '0	,							
bit 13		Tx Stop in Idle N								
		nues module op es module opera			le mode					
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾									
		oder and decod								
bit 11	RTSMD: Mod	de Selection for	UxRTS Pin bi	t						
		oin is in Simplex oin is in Flow Co								
bit 10	Unimplemer	nted: Read as '0	,							
bit 9-8	UEN<1:0>: L	JARTx Pin Enab	le bits							
	10 = UxTX, U 01 = UxTX, U	JxRX, UxCTS a JxRX and UxRT nd UxRX pins a	nd UxRTS pin S pins are en	s are enabled a abled and used	in <u>d used</u> ; UxCTS pin is	controlled by PC controlled by PC BCLKx pins are	ORT latches			
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	g Sleep Mode E	nable bit					
	1 = UARTx o in hardw		ple the UxRX	pin, interrupt is		the falling edge;	bit is cleared			
bit 6	LPBACK: U/	PBACK: UARTx Loopback Mode Select bit								
	1 = Enables	Loopback mode k mode is disab	9							
"d		-				0000582) in the JARTx module f	or receive or			
	-	alv available for	the 16y BBC	mada (PDCU -	()					

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 5	ABAUD: Auto-Baud Enable bit
	 1 = Enables baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion 0 = Baud rate measurement is disabled or completed
bit 4	URXINV: UARTx Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit
Note 1:	Refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the

- *"dsPIC33/PIC24 Family Reference Manual"* for information on enabling the UARTx module for receive or transmit operation.
- 2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7			•				bit 0

Legend:	C = Clearable bit	HC = Hardware Clearat	ble bit
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: UARTx Transmit Polarity Inversion bit

$\frac{\text{If IREN = 0:}}{1 = \text{UxTX Idle state is '0'}}$

- 0 = UxTX Idle state is '1'
- If IREN = 1:
- $1 = IrDA^{\mathbb{R}}$ encoded, UxTX Idle state is '1'
- 0 = IrDA encoded, UxTX Idle state is '0'
- bit 12 Unimplemented: Read as '0'
- bit 11 UTXBRK: UARTx Transmit Break bit
 - 1 = Sends Sync Break on next transmission Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
 - 0 = Sync Break transmission is disabled or completed

bit 10 UTXEN: UARTx Transmit Enable bit⁽¹⁾

- 1 = Transmit is enabled, UxTX pin is controlled by UARTx
 - Transmit is disabled, any pending transmission is aborted and buffer is reset; UxTX pin is controlled by the PORT
- bit 9 UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
 - 1 = Transmit buffer is full
 - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 TRMT: Transmit Shift Register Empty bit (read-only)
 - 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
 - 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
- bit 7-6 URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
 - 11 = Interrupt is set on UxRSR transfer, making the receive buffer full (i.e., has 4 data characters)
 - 10 = Interrupt is set on UxRSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
 - 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer; receive buffer has one or more characters
- **Note 1:** Refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/ PIC24 Family Reference Manual" for information on enabling the UARTx module for transmit operation.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect
1.11.4	0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 → 0 transition) resets the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/ PIC24 Family Reference Manual" for information on enabling the UARTx module for transmit operation.

19.0 HIGH-SPEED, 12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "12-Bit High-Speed, Multiple SARs A/D Converter (ADC)" (DS70005213) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

dsPIC33EPXXGS50X devices have a high-speed, 12-bit Analog-to-Digital Converter (ADC) that features a low conversion latency, high resolution and oversampling capabilities to improve performance in AC/DC, DC/DC power converters.

19.1 Features Overview

The High Speed, 12-Bit Multiple SARs Analog-to-Digital Converter (ADC) includes the following features:

- Five ADC cores: Four dedicated cores and one shared (common) core
- User-configurable resolution of up to 12 bits for each core
- Up to 3.25 Msps conversion rate per channel at 12-bit resolution
- Low-latency conversion
- Up to 22 analog input channels, with a separate 16-bit Conversion Result register for each input
- Conversion result can be formatted as unsigned or signed data, on a per channel basis, for all channels
- Single-ended and pseudo-differential conversions are available on all ADC cores

- · Simultaneous sampling of up to 5 analog inputs
- Channel scan capability
- Multiple conversion trigger options for each core, including:
 - PWM1 through PWM5 (primary and secondary triggers, and current-limit event trigger)
 - PWM Special Event Trigger
 - Timer1/Timer2 period match
 - Output Compare 1 and event trigger
 - External pin trigger event (ADTRG31)
 - Software trigger
- Two integrated digital comparators with dedicated interrupts:
 - Multiple comparison options
 - Assignable to specific analog inputs
- Two oversampling filters with dedicated interrupts:
 - Provide increased resolution
 - Assignable to a specific analog input


The module consists of five independent SAR ADC cores. Simplified block diagrams of the Multiple SARs 12-Bit ADC are shown in Figure 19-1, Figure 19-2 and Figure 19-3.

The analog inputs (channels) are connected through multiplexers and switches to the Sample-and-Hold (S&H) circuit of each ADC core. The core uses the channel information (the output format, the measurement mode and the input number) to process the analog sample. When conversion is complete, the result is stored in the result buffer for the specific analog input, and passed to the digital filter and digital comparator if they were configured to use data from this particular channel.

The ADC module can sample up to five inputs at a time (four inputs from the dedicated SAR cores and one from the shared SAR core). If multiple ADC inputs request conversion on the shared core, the module will convert them in a sequential manner, starting with the lowest order input.

The ADC provides each analog input the ability to specify its own trigger source. This capability allows the ADC to sample and convert analog inputs that are associated with PWM generators operating on independent time bases.









FIGURE 19-3: SHARED CORE BLOCK DIAGRAM



19.2 Analog-to-Digital Converter Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

19.2.1 KEY RESOURCES

- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 19-1: ADCON1L: ADC CONTROL REGISTER 1 LOW

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
ADON ⁽¹⁾	—	ADSIDL	—	—	—	—	—
bit 15							bit 8

U-0	r-0	r-0	r-0	r-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ADON: ADC Enable bit ⁽¹⁾
	1 = ADC module is enabled

0 = ADC module is off

- bit 14 Unimplemented: Read as '0'
- bit 13 ADSIDL: ADC Stop in Idle Mode bit
 - 1 = Discontinues module operation when device enters Idle mode
 - 0 = Continues module operation in Idle mode
- bit 12-7 Unimplemented: Read as '0'
- bit 6-3 Reserved: Maintain as '0'
- bit 2-0 Unimplemented: Read as '0'

Note 1: Set the ADON bit only after the ADC module has been configured. Changing ADC Configuration bits when ADON = 1 will result in unpredictable behavior.

REGISTER 19-2: ADCON1H: ADC CONTROL REGISTER 1 HIGH

r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-1	R/W-1	r-0	r-0	r-0	r-0	r-0
FORM	SHRRES1	SHRRES0	—	—	—	—	—
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Reserved: Maintain as '0'

bit 7 FORM: Fractional Data Output Format bit

1 = Fractional

0 = Integer

bit 6-5 SHRRES<1:0>: Shared ADC Core Resolution Selection bits

- 11 = 12-bit resolution
- 10 = 10-bit resolution
- 01 = 8-bit resolution
- 00 = 6-bit resolution
- bit 4-0 Reserved: Maintain as '0'

R/W-0	R/W-0	r-0	R/W-0	r-0	R/W-0	R/W-0	R/W-0
REFCIE	REFERCIE	_	EIEN	—	SHREISEL2(1)	SHREISEL1 ⁽¹⁾	SHREISEL0 ⁽¹⁾
bit 15							bit 8

U-0	R/W-0						
_	SHRADCS6	SHRADCS5	SHRADCS4	SHRADCS3	SHRADCS2	SHRADCS1	SHRADCS0
bit 7							bit 0

Legend:	r = Reserved b	
R = Read	able bit W = Writable b	U = Unimplemented bit, read as '0'
-n = Value	e at POR '1' = Bit is set	'0' = Bit is cleared x = Bit is unknown
bit 15	1 = Common interrupt will be	rence Voltage Ready Common Interrupt Enable bit generated when the band gap will become ready
bit 14	REFERCIE: Band Gap or Re 1 = Common interrupt will be	led for the band gap ready event erence Voltage Error Common Interrupt Enable bit generated when a band gap or reference voltage error is detected led for the band gap and reference voltage error event
bit 13	Reserved: Maintain as '0'	
bit 12		bit is enabled for the input channel interrupts (when the EISTATx flag is set) re generated when conversion is done (when the ANxRDY flag is set)
bit 11	Reserved: Maintain as '0'	
bit 10-8	SHREISEL<2:0>: Shared Co	e Early Interrupt Time Selection bits ⁽¹⁾
	110 = Early interrupt is set ar 101 = Early interrupt is set ar 100 = Early interrupt is set ar 011 = Early interrupt is set ar 010 = Early interrupt is set ar 001 = Early interrupt is set ar	d interrupt is generated 8 TADCORE clocks prior to when the data is ready d interrupt is generated 7 TADCORE clocks prior to when the data is ready d interrupt is generated 6 TADCORE clocks prior to when the data is ready d interrupt is generated 5 TADCORE clocks prior to when the data is ready d interrupt is generated 4 TADCORE clocks prior to when the data is ready d interrupt is generated 3 TADCORE clocks prior to when the data is ready d interrupt is generated 3 TADCORE clocks prior to when the data is ready d interrupt is generated 2 TADCORE clocks prior to when the data is ready d interrupt is generated 1 TADCORE clocks prior to when the data is ready d interrupt is generated 1 TADCORE clock prior to when the data is ready
bit 7	Unimplemented: Read as '0	
bit 6-0	SHRADCS<6:0>: Shared AD	C Core Input Clock Divider bits
	These bits determine the nur Clock Period). 1111111 = 254 Source Clock	ber of TCORESRC (Source Clock Periods) for one shared TADCORE (Core Periods
	• • 0000011 = 6 Source Clock P 0000010 = 4 Source Clock P 0000001 = 2 Source Clock P 0000000 = 2 Source Clock P	eriods eriods
Note 1	For the 6 bit shared ADC core re-	olution (SHRRES<1:0> = 0.0) the SHREISEL < 2:0> settings

Note 1: For the 6-bit shared ADC core resolution (SHRRES<1:0> = 00), the SHREISEL<2:0> settings, from '100' to '111', are not valid and should not be used. For the 8-bit shared ADC core resolution (SHRRES<1:0> = 01), the SHREISEL<2:0> settings, '110' and '111', are not valid and should not be used.

REGISTER 19-4: ADCON2H: ADC CONTROL REGISTER 2 HIGH

R-0, HSC	R-0, HSC	r-0	r-0	r-0	r-0	R/W-0	R/W-0
REFRDY	REFERR	—	—	—	—	SHRSAMC9	SHRSAMC8
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SHRSAMC7 | SHRSAMC6 | SHRSAMC5 | SHRSAMC4 | SHRSAMC3 | SHRSAMC2 | SHRSAMC1 | SHRSAMC0 |
| bit 7 | · | | | | | | bit 0 |

Legend:	r = Reserved bit	r = Reserved bit U = Unimplemented bit, read as '0'	
R = Readable bit	W = Writable bit	HSC = Hardware Settat	ble/Clearable bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	REFRDY: Band Gap and Reference Voltage Ready Flag bit 1 = Band gap is ready 0 = Band gap is not ready
bit 14	REFERR: Band Gap or Reference Voltage Error Flag bit 1 = Band gap was removed after the ADC module was enabled (ADON = 1)
bit 13-10	 0 = No band gap error was detected Reserved: Maintain as '0'
bit 9-0	SHRSAMC<9:0>: Shared ADC Core Sample Time Selection bits
	These bits specify the number of shared ADC Core Clock Periods (TADCORE) for the shared ADC core sample time. 1111111111 = 1025 TADCORE
	•
	•
	• 000000001 = 3 TADCORE 000000000 = 2 TADCORE

REGISTER 19-5: ADCON3L: ADC CONTROL REGISTER 3 LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HSC	R/W-0	R-0, HSC
REFSEL2	REFSEL1	REFSEL0	SUSPEND	SUSPCIE	SUSPRDY	SHRSAMP	CNVRTCH
bit 15							bit 8

R/W-0	R-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SWLCTRG	SWCTRG	CNVCHSEL5	CNVCHSEL4	CNVCHSEL3	CNVCHSEL2	CNVCHSEL1	CNVCHSEL0
bit 7							bit 0

Legend:	U = Unimplemented bit, rea	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/C	clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-13 **REFSEL<2:0>:** ADC Reference Voltage Selection bits

Value	VREFH	VREFL
000	AVdd	AVss

001-111 = Unimplemented: Do not use bit 12 SUSPEND: All ADC Cores Triggers Disable bit 1 = All new trigger events for all ADC cores are disabled 0 = All ADC cores can be triggered bit 11 SUSPCIE: Suspend All ADC Cores Common Interrupt Enable bit 1 = Common interrupt will be generated when ADC core triggers are suspended (SUSPEND bit = 1) and all previous conversions are finished (SUSPRDY bit becomes set) 0 = Common interrupt is not generated for suspend ADC cores event SUSPRDY: All ADC Cores Suspended Flag bit bit 10 1 = All ADC cores are suspended (SUSPEND bit = 1) and have no conversions in progress 0 = ADC cores have previous conversions in progress bit 9 SHRSAMP: Shared ADC Core Sampling Direct Control bit This bit should be used with the individual channel conversion trigger controlled by the CNVRTCH bit. It connects an analog input, specified by the CNVCHSEL<5:0> bits, to the shared ADC core and allows extending the sampling time. This bit is not controlled by hardware and must be cleared before the conversion starts (setting CNVRTCH to '1'). 1 = Shared ADC core samples an analog input specified by the CNVCHSEL<5:0> bits 0 = Sampling is controlled by the shared ADC core hardware bit 8 **CNVRTCH:** Software Individual Channel Conversion Trigger bit 1 = Single trigger is generated for an analog input specified by the CNVCHSEL<5:0> bits; when the bit is set, it is automatically cleared by hardware on the next instruction cycle 0 = Next individual channel conversion trigger can be generated bit 7 SWLCTRG: Software Level-Sensitive Common Trigger bit 1 = Triggers are continuously generated for all channels with the software, level-sensitive common trigger selected as a source in the ADTRIGxL and ADTRIGxH registers 0 = No software, level-sensitive common triggers are generated SWCTRG: Software Common Trigger bit bit 6 1 = Single trigger is generated for all channels with the software, common trigger selected as a source in the ADTRIGxL and ADTRIGxH registers; when the bit is set, it is automatically cleared by hardware on the next instruction cycle 0 = Ready to generate the next software, common trigger CNVCHSEL <5:0>: Channel Number Selection for Software Individual Channel Conversion Trigger bits bit 5-0 These bits define a channel to be converted when the CNVRTCH bit is set.

ADCON3H: ADC CONTROL REGISTER 3 HIGH R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CLKSEL1 CLKSEL0 CLKDIV5 CLKDIV4 CLKDIV3 CLKDIV2 CLKDIV1 **CLKDIV0** bit 15 bit 8 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 ____ _ ___ C1EN SHREN C3EN C2EN C0EN bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 CLKSEL<1:0>: ADC Module Clock Source Selection bits 11 = APLL 10 = FRC 01 = Fosc (System Clock x 2) 00 = FSYS (System Clock) bit 13-8 CLKDIV<5:0>: ADC Module Clock Source Divider bits The divider forms a TCORESRC clock used by all ADC cores (shared and dedicated) from the TSRC ADC module clock source selected by the CLKSEL<2:0> bits. Then, each ADC core individually divides the TCORESRC clock to get a core-specific TADCORE clock using the ADCS<6:0> bits in the ADCORExH register or the SHRADCS<6:0> bits in the ADCON2L register. 1111111 = 64 Source Clock Periods 000011 = 4 Source Clock Periods 000010 = 3 Source Clock Periods 000001 = 2 Source Clock Periods 000000 = 1 Source Clock Period bit 7 SHREN: Shared ADC Core Enable bit 1 = Shared ADC core is enabled 0 = Shared ADC core is disabled bit 6-4 Unimplemented: Read as '0' bit 3 C3EN: Dedicated ADC Core 3 Enable bits 1 = Dedicated ADC Core 3 is enabled 0 = Dedicated ADC Core 3 is disabled bit 2 C2EN: Dedicated ADC Core 2 Enable bits 1 = Dedicated ADC Core 2 is enabled 0 = Dedicated ADC Core 2 is disabled bit 1 C1EN: Dedicated ADC Core 1 Enable bits 1 = Dedicated ADC Core 1 is enabled 0 = Dedicated ADC Core 1 is disabled bit 0 **COEN:** Dedicated ADC Core 0 Enable bits 1 = Dedicated ADC Core 0 is enabled 0 = Dedicated ADC Core 0 is disabled

REGISTER 19-6:

REGISTER 19-7: ADCON4L: ADC CONTROL REGISTER 4 LOW

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—	—	_	SYNCTRG3	SYNCTRG2	SYNCTRG1	SYNCTRG0		
bit 15							bit 8		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	_		SAMC3EN	SAMC2EN	SAMC1EN	SAMC0EN		
bit 7							bit (
Legend: R = Readable	o hit	W = Writable	hit		ontod bit road				
-n = Value at		'1' = Bit is set		'0' = Bit is clea	nented bit, reac	x = Bit is unkr			
	FUR				areu		IOWIT		
bit 15-12	Unimplemen	ted: Read as '	0'						
bit 11	-			er Synchronizat	ion bit				
	1 = All trigger	rs are synchror	ized with the c	ore source cloc					
		core triggers a	•						
bit 10				er Synchronizat					
		rs are synchror core triggers a		ore source cloc	k (ICORESRC)				
bit 9			-	er Synchronizat	ion bit				
				ore source cloc					
	0 = The ADC	core triggers a	ire not synchro	onized	. ,				
bit 8				er Synchronizat					
		rs are synchror core triggers a		ore source cloc	k (TCORESRC)				
bit 7-4		ted: Read as '	-	inzeu					
bit 3	-			rsion Delay Ena	able bit				
				elayed and the A		continue samp	ling during the		
				in the ADCORE					
		ger, the sampli e clock cycle	ing will be stop	ped immediatel	ly and the conv	version will be	started on the		
bit 2		-	Core 2 Conve	rsion Delay Ena	able bit				
				elayed and the A		continue samp	ling during the		
	time spe	cified by the SA	AMC<9:0> bits	in the ADCORE	2L register				
	•	ger, the sampli e clock cycle	ng will be stop	ped immediatel	ly and the conv	version will be	started on the		
	Hext bert		Coro 1 Convo	reion Delay Ena	able bit				
bit 1	SAMC1EN:	Dedicated ADC	SAMC1EN: Dedicated ADC Core 1 Conversion Delay Enable bit 1 = After trigger, the conversion will be delayed and the ADC core will continue sampling durin						
bit 1				-		continue sampl	ling during th		
bit 1	1 = After trig time spe	ger, the conve cified by the SA	rsion will be de AMC<9:0> bits	elayed and the A	ADC core will (E1L register				
bit 1	1 = After trig time spe 0 = After trig	ger, the conve cified by the SA ger, the sampli	rsion will be de AMC<9:0> bits	elayed and the A	ADC core will (E1L register				
	 1 = After trig time spe 0 = After trig next core 	ger, the conve cified by the SA ger, the sampli e clock cycle	rsion will be de AMC<9:0> bits ing will be stop	elayed and the A in the ADCORE oped immediatel	ADC core will of E1L register ly and the conv				
bit 1 bit 0	 1 = After trig time spe 0 = After trig next core SAMCOEN: [ger, the conver cified by the SA ger, the sampli e clock cycle Dedicated ADC	rsion will be de AMC<9:0> bits ing will be stop Core 0 Conve	elayed and the A in the ADCORE oped immediatel ersion Delay Ena	ADC core will of E1L register ly and the conv able bit	version will be	started on th		
	 1 = After trig time spe 0 = After trig next core SAMCOEN: I 1 = After trig time spe 	ger, the conver cified by the SA ger, the samplie clock cycle Dedicated ADC ger, the conver cified by the SA	rsion will be de AMC<9:0> bits ing will be stop Core 0 Conve rsion will be de AMC<9:0> bits	elayed and the A in the ADCORE oped immediatel	ADC core will of E1L register ly and the conv able bit ADC core will of E0L register	version will be	started on the		

REGISTER 19-8: ADCON4H: ADC CONTROL REGISTER 4 HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| C3CHS1 | C3CHS0 | C2CHS1 | C2CHS0 | C1CHS1 | C1CHS0 | C0CHS1 | C0CHS0 |
| bit 7 | | | • | | | | bit 0 |

Legend:				
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	. read as '0'
-n = Value		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-8	Unimplem	ented: Read as '0'		
bit 7-6	C3CHS<1:	0>: Dedicated ADC Core 3	Input Channel Selection bits	
	1x = Reser 01 = AN15 00 = AN3		when DIFF3 (ADMOD0L<7>)	= 1)
bit 5-4	C2CHS<1:	0>: Dedicated ADC Core 2	Input Channel Selection bits	
	11 = Reser 10 = VREF 01 = AN11 00 = AN2	Band Gap	when DIFF2 (ADMOD0L<5>)	= 1)
bit 3-2	11 = AN1A 10 = PGA2	LT ?	Input Channel Selection bits when DIFF1 (ADMOD0L<3>)	= 1)
bit 1-0	11 = AN0A 10 = PGA1	LT	Input Channel Selection bits when DIFF0 (ADMOD0L<1>) =	= 1)

REGISTER 19-9: ADCON5L: ADC CONTROL REGISTER 5 LOW

R-0, HSC	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC				
SHRRDY	—	_		C3RDY	C2RDY	C1RDY	CORDY				
bit 15				·			bit 8				
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
SHRPWR	—			C3PWR	C2PWR	C1PWR	C0PWR				
bit 7							bit				
Legend:		U = Unimpler	nented bit, rea	ad as '0'							
R = Readabl	e bit	W = Writable			are Settable/C	learable bit					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15		ared ADC Cor									
	 ADC core is powered and ready for operation ADC core is not ready for operation 										
bit 14-12		ted: Read as '	-								
bit 11	-	icated ADC Co		ag bit							
		1 = ADC core is powered and ready for operation									
		e is not ready fo	•								
bit 10		cated ADC Co	•	•							
		e is powered ar e is not ready fo		peration							
bit 9	C1RDY: Dedicated ADC Core 1 Ready Flag bit										
	1 = ADC core is powered and ready for operation										
	0 = ADC core	e is not ready fo	or operation								
bit 8	CORDY: Dedicated ADC Core 0 Ready Flag bit										
	 1 = ADC core is powered and ready for operation 0 = ADC core is not ready for operation 										
bit 7		hared ADC Col	•	abla bit							
	 1 = ADC Core x is powered 0 = ADC Core x is off 										
bit 6-4	Unimplemen	ted: Read as '	0'								
bit 3	C3PWR: Ded	C3PWR: Dedicated ADC Core 3 Power Enable bit									
	1 = ADC core	•									
	0 = ADC core is off										
bit 2		licated ADC Co	ore 2 Power E	nable bit							
	1 = ADC core 0 = ADC core	•									
bit 1		licated ADC Co	ore 1 Power E	nable bit							
	1 = ADC core 0 = ADC core										
bit 0		licated ADC Co	ore () Power F	nable bit							
5.1.0	30 . 1 11. DCU										
	1 = ADC core	is powered									

REGISTER 19-10: ADCON5H: ADC CONTROL REGISTER 5 HIGH

r		•									
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
				WARMTIME3	WARMTIME2	WARMTIME1	WARMTIME0				
bit 15							bit 8				
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
SHRCIE				C3CIE	C2CIE	C1CIE	COCIE				
bit 7							bit 0				
r											
Legend:											
R = Readable		W = Writable		-	ented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	own				
bit 15-12	-	nted: Read as									
bit 11-8				x Power-up Del							
			wer-up delay	in the number o	t the Core Sour	Ce Clock Period	ds (ICORESRC)				
	for all ADC cores. 1111 = 32768 Source Clock Periods										
	1110 = 16384 Source Clock Periods										
	1101 = 8192 Source Clock Periods										
		1100 = 4096 Source Clock Periods									
	1011 = 2048 Source Clock Periods 1010 = 1024 Source Clock Periods										
	1001 = 1024 Source Clock Periods										
	1000 = 256 Source Clock Periods										
	0111 = 128 Source Clock Periods										
		ource Clock Pe									
		ource Clock Pe									
		ource Clock Pe ource Clock Pe									
bit 7				non Interrupt Fr	nable bit						
2	SHRCIE: Shared ADC Core Ready Common Interrupt Enable bit 1 = Common interrupt will be generated when ADC core is powered and ready for operation										
			0	DC core ready		, ,					
bit 6-4	Unimpleme	nted: Read as	'0'								
bit 3	C3CIE: Ded	icated ADC Co	re 3 Ready Co	mmon Interrupt	Enable bit						
				hen ADC Core		nd ready for op	eration				
		•		DC Core 3 read	•						
bit 2		C2CIE: Dedicated ADC Core 2 Ready Common Interrupt Enable bit									
	 1 = Common interrupt will be generated when ADC Core 2 is powered and ready for operation 0 = Common interrupt is disabled for an ADC Core 2 ready event 										
bit 1				mmon Interrupt							
			-	hen ADC Core		nd ready for on	eration				
				DC Core 1 read							
bit 0		-		mmon Interrupt	-						
			-	, hen ADC Core		nd ready for op	eration				
				DC Core 0 read							

REGISTER 19-11: ADCOREXL: DEDICATED ADC CORE x CONTROL REGISTER LOW (x = 0 to 3)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	—	—	—	—	SAMO	C<9:8>
bit 15	·	· · · · ·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SAM	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		

bit 9-0 SAMC<9:0>: Dedicated ADC Core x Conversion Delay Selection bits These bits determine the time between the trigger event and the start of conversion in the number of the Core Clock Periods (TADCORE). During this time, the ADC Core x still continues sampling. This feature is enabled by the SAMCxEN bits in the ADCON4L register. 1111111111 = 1025 TADCORE

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
<

REGISTER 19-12: ADCORExH: DEDICATED ADC CORE x CONTROL REGISTER HIGH (x = 0 to 3)⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
_	_	_	EISEL2	EISEL1	EISEL0	RES1	RES0
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7							bit 0
Legend:							
R = Read	lable bit	W = Writable	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as ')'				
bit 12-10	EISEL<2:0>:	ADC Core x Ea	rly Interrupt Ti	me Selection bi	ts		
bit 9-8	100 = Early ir 011 = Early ir 010 = Early ir 001 = Early ir 000 = Early ir	solution	d an interrupt i d an interrupt i d an interrupt i d an interrupt i d an interrupt	s generated 5 T s generated 4 T s generated 3 T s generated 2 T is generated 1	ADCORE Clocks ADCORE Clocks ADCORE Clocks ADCORE Clocks	prior to when th prior to when th prior to when th prior to when th	e data is ready e data is ready e data is ready e data is ready
	00 = 6-bit res						
bit 7	-	ited: Read as '					
bit 6-0	These bits d (TADCORE). 1111111 = 2 • • • • • • • • • • • • • • • • • • •	ADC Core x In etermine the nu 54 Source Clock Source Clock I Source Clock I Source Clock I	umber of Sou k Periods Periods Periods Periods Periods		ods (TCORESRO	:) for one Core	e Clock Period
Note 1:	For the 6-bit ADC not valid and sho settings, '110' an	uld not be used.	For the 8-bit	ADC core resol	ution (RES<1:0		

REGISTER 19-13: ADLVLTRGL: ADC LEVEL-SENSITIVE TRIGGER CONTROL REGISTER LOW

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
			LVLE	N<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LVLI	EN<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 LVLEN<15:0>: Level Trigger for Corresponding Analog Input Enable bits

1 = Input trigger is level-sensitive

0 = Input trigger is edge-sensitive

REGISTER 19-14: ADLVLTRGH: ADC LEVEL-SENSITIVE TRIGGER CONTROL REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			LVLEN•	<21:16>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 LVLEN<21:16>: Level Trigger for Corresponding Analog Input Enable bits

1 = Input trigger is level-sensitive

0 = Input trigger is edge-sensitive

REGISTER 19-15: ADEIEL: ADC EARLY INTERRUPT ENABLE REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EIEN	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EIEN	<7:0>			
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EIEN<15:0>: Early Interrupt Enable for Corresponding Analog Inputs bits

1 = Early interrupt is enabled for the channel

0 = Early interrupt is disabled for the channel

REGISTER 19-16: ADEIEH: ADC EARLY INTERRUPT ENABLE REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			EIEN<	21:16>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 EIEN<21:16>: Early Interrupt Enable for Corresponding Analog Inputs bits

1 = Early interrupt is enabled for the channel

0 = Early interrupt is disabled for the channel

REGISTER 19-17: ADEISTATL: ADC EARLY INTERRUPT STATUS REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EISTA	T<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EISTA	\T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 EISTAT<15:0>: Early Interrupt Status for Corresponding Analog Inputs bits

1 = Early interrupt was generated

0 = Early interrupt was not generated since the last ADCBUFx read

REGISTER 19-18: ADEISTATH: ADC EARLY INTERRUPT STATUS REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			EISTAT	<21:16>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 EISTAT<21:16>: Early Interrupt Status for Corresponding Analog Inputs bits

1 = Early interrupt was generated

0 = Early interrupt was not generated since the last ADCBUFx read

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DIFF7	SIGN7	DIFF6	SIGN6	DIFF5	SIGN5	DIFF4	SIGN4
bit 15	•	•			•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DIFF3	SIGN3	DIFF2	SIGN2	DIFF1	SIGN1	DIFF0	SIGN0
bit 7	•	•	•		•		bit 0

REGISTER 19-19: ADMOD0L: ADC INPUT MODE CONTROL REGISTER 0 LOW

Legend:	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1(odd) DIFF<7:0>: Differential-Mode for Corresponding Analog Inputs bits

- 1 = Channel is differential
- 0 = Channel is single-ended

bit 14-0 (even) SIGN<7:0>: Output Data Sign for Corresponding Analog Inputs bits

- 1 = Channel output data is signed
- 0 = Channel output data is unsigned

REGISTER 19-20: ADMOD0H: ADC INPUT MODE CONTROL REGISTER 0 HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DIFF15	SIGN15	DIFF14	SIGN14	DIFF13	SIGN13	DIFF12	SIGN12	
bit 15				-			bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DIFF11	SIGN11	DIFF10	SIGN10	DIFF9	SIGN9	DIFF8	SIGN8	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		

bit 15-1(odd) DIFF<15:8>: Differential-Mode for Corresponding Analog Inputs bits

1 = Channel is differential

0 = Channel is single-ended

bit 14-0 (even) SIGN<15:8>: Output Data Sign for Corresponding Analog Inputs bits

- 1 = Channel output data is signed
- 0 = Channel output data is unsigned

REGISTER 19-21: ADMOD1L: ADC INPUT MODE CONTROL REGISTER 1 LOW

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—		—	DIFF21	SIGN21	DIFF20	SIGN20
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DIFF19	SIGN19	DIFF18	SIGN18	DIFF17	SIGN17	DIFF16	SIGN16
bit 7							bit 0
Legend:							

9			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-1(odd) DIFF<21:16>: Differential-Mode for Corresponding Analog Inputs bits

1 = Channel is differential

0 = Channel is single-ended

bit 10-0 (even) **SIGN<21:16>:** Output Data Sign for Corresponding Analog Inputs bits

1 = Channel output data is signed

0 = Channel output data is unsigned

REGISTER 19-22: ADIEL: ADC INTERRUPT ENABLE REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			١E<	<15:8>			
bit 15							bit 8
	R/W-0	D/M/ O	R/W-0	R/W-0	D/M/ 0	R/W-0	
R/W-0	R/W-0	R/W-0			R/W-0	K/W-U	R/W-0
			IE	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplem	ented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkr	nown

bit 15-0 IE<15:0>: Common Interrupt Enable bits

1 = Common and individual interrupts are enabled for the corresponding channel

0 = Common and individual interrupts are disabled for the corresponding channel

REGISTER 19-23: ADIEH: ADC INTERRUPT ENABLE REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15			•				bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	IE21	IE20	IE19	IE18	IE17	IE16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0

IE<21:16>: Common Interrupt Enable bits

1 = Common and individual interrupts are enabled for the corresponding channel

0 = Common and individual interrupts are disabled for the corresponding channel

REGISTER 19-24: ADSTATL: ADC DATA READY STATUS REGISTER LOW

R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
			AN<15	5:8>RDY			
bit 15							bit 8
R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
			AN<7	:0>RDY			
bit 7							bit 0
Legend:		U = Unimplem	nented bit, rea	d as '0'			
R = Readable	e bit	W = Writable	bit	HSC = Hardw	vare Settable/C	learable bit	
-n = Value at	· Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkno			nown			

bit 15-0 AN<15:0>RDY: Common Interrupt Enable for Corresponding Analog Inputs bits

1 = Channel conversion result is ready in the corresponding ADCBUFx register

0 = Channel conversion result is not ready

REGISTER 19-25: ADSTATH: ADC DATA READY STATUS REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R-0, HSC					
—	—			AN<21:1	16>RDY		
bit 7							bit 0

Legend:	U = Unimplemented bit, read	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-6 Unimplemented: Read as '0'

bit 5-0 AN<21:16>RDY: Common Interrupt Enable for Corresponding Analog Inputs bits

1 = Channel conversion result is ready in the corresponding ADCBUFx register

0 = Channel conversion result is not ready

REGISTER 19-26: ADTRIGXL: ADC CHANNEL TRIGGER x SELECTION REGISTER LOW

(x = 0 to 5)	
----------------	--

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—		TF	RGSRC(4x+1)<4:	0>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_		Т	RGSRC(4x)<4:0	>	
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 TRGSRC(4x+1)<4:0>: Trigger Source Selection for Corresponding Analog Inputs bits

0	
	11111 = ADTRG31
	11110 = Reserved
	11101 = Reserved
	11100 = Reserved
	11011 = Reserved
	11010 = PWM Generator 3 current-limit trigger
	11001 = PWM Generator 2 current-limit trigger
	11000 = PWM Generator 1 current-limit trigger
	10111 = Reserved
	10110 = Output Compare 1 trigger
	10101 = Reserved
	10100 = Reserved
	10011 = Reserved
	10010 = Reserved
	10001 = PWM Generator 3 secondary trigger
	10000 = PWM Generator 2 secondary trigger
	01111 = PWM Generator 1 secondary trigger
	01110 = PWM secondary Special Event Trigger
	01101 = Timer2 period match
	01100 = Timer1 period match
	01011 = Reserved
	01010 = Reserved
	01001 = Reserved
	01000 = Reserved
	00111 = PWM Generator 3 primary trigger
	00110 = PWM Generator 2 primary trigger
	00101 = PWM Generator 1 primary trigger
	00100 = PWM Special Event Trigger
	00011 = Reserved
	00010 = Level software trigger
	00001 = Common software trigger
	00000 = No trigger is enabled

bit 7-5 Unimplemented: Read as '0'

REGISTER 19-26: ADTRIGXL: ADC CHANNEL TRIGGER x SELECTION REGISTER LOW (x = 0 to 5) (CONTINUED)

- bit 4-0 TRGSRC(4x)<4:0>: Trigger Source Selection for Corresponding Analog Inputs bits
 - 11111 = ADTRG31
 - 11110 = Reserved
 - 11101 = Reserved
 - 11100 = Reserved
 - 11011 = Reserved
 - 11010 = PWM Generator 3 current-limit trigger
 - 11001 = PWM Generator 2 current-limit trigger
 - 11000 = PWM Generator 1 current-limit trigger
 - 10111 = Reserved
 - 10110 = Output Compare 1 trigger
 - 10101 = Reserved
 - 10100 = Reserved
 - 10011 = Reserved
 - 10010 = Reserved
 - 10001 = PWM Generator 3 secondary trigger
 - 10000 = PWM Generator 2 secondary trigger
 - 01111 = PWM Generator 1 secondary trigger
 - 01110 = PWM secondary Special Event Trigger
 - 01101 = Timer2 period match
 - 01100 = Timer1 period match
 - 01011 = Reserved
 - 01010 = Reserved
 - 01001 = Reserved
 - 01000 = Reserved
 - 00111 = PWM Generator 3 primary trigger
 - 00110 = PWM Generator 2 primary trigger
 - 00101 = PWM Generator 1 primary trigger
 - 00100 = PWM Special Event Trigger
 - 00011 = Reserved
 - 00010 = Level software trigger
 - 00001 = Common software trigger
 - 00000 = No trigger is enabled

REGISTER 19-27: ADTRIGXH: ADC CHANNEL TRIGGER x SELECTION REGISTER HIGH (x = 0 to 5)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	_		TRGSRC(4x+3)<4:0>						
bit 15							bit 8			

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	—		TRGSRC(4x+2)<4:0>					
bit 7							bit 0		

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	· '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 TRGSRC(4x+3)<4:0>: Trigger Source Selection for Corresponding Analog Inputs bits

•	
	11111 = ADTRG31
	11110 = Reserved
	11101 = Reserved
	11100 = Reserved
	11011 = Reserved
	11010 = PWM Generator 3 current-limit trigger
	11001 = PWM Generator 2 current-limit trigger
	11000 = PWM Generator 1 current-limit trigger
	10111 = Reserved
	10110 = Output Compare 1 trigger
	10101 = Reserved
	10100 = Reserved
	10011 = Reserved
	10010 = Reserved
	10001 = PWM Generator 3 secondary trigger
	10000 = PWM Generator 2 secondary trigger
	01111 = PWM Generator 1 secondary trigger
	01110 = PWM secondary Special Event Trigger
	01101 = Timer2 period match
	01100 = Timer1 period match
	01011 = Reserved
	01010 = Reserved
	01001 = Reserved
	01000 = Reserved
	00111 = PWM Generator 3 primary trigger
	00110 = PWM Generator 2 primary trigger
	00101 = PWM Generator 1 primary trigger
	00100 = PWM Special Event Trigger
	00011 = Reserved
	00010 = Level software trigger
	00001 = Common software trigger
	00000 = No trigger is enabled

bit 7-5 Unimplemented: Read as '0'

REGISTER 19-27: ADTRIGXH: ADC CHANNEL TRIGGER x SELECTION REGISTER HIGH (x = 0 to 5) (CONTINUED)

- bit 4-0 TRGSRC(4x+2)<4:0>: Trigger Source Selection for Corresponding Analog Inputs bits
 - 11111 = ADTRG31
 - 11110 = Reserved
 - 11101 = Reserved
 - 11100 = Reserved
 - 11011 = Reserved
 - 11010 = PWM Generator 3 current-limit trigger
 - 11001 = PWM Generator 2 current-limit trigger
 - 11000 = PWM Generator 1 current-limit trigger
 - 10111 = Reserved
 - 10110 = Output Compare 1 trigger
 - 10101 = Reserved
 - 10100 = Reserved
 - 10011 = Reserved
 - 10010 = Reserved
 - 10001 = PWM Generator 3 secondary trigger
 - 10000 = PWM Generator 2 secondary trigger
 - 01111 = PWM Generator 1 secondary trigger
 - 01110 = PWM secondary Special Event Trigger
 - 01101 = Timer2 period match
 - 01100 = Timer1 period match
 - 01011 = Reserved
 - 01010 = Reserved
 - 01001 = Reserved
 - 01000 = Reserved
 - 00111 = PWM Generator 3 primary trigger
 - 00110 = PWM Generator 2 primary trigger
 - 00101 = PWM Generator 1 primary trigger
 - 00100 = PWM Special Event Trigger
 - 00011 = Reserved
 - 00010 = Level software trigger
 - 00001 = Common software trigger
 - 00000 = No trigger is enabled

REGISTER 19-28: ADCAL0L: ADC CALIBRATION REGISTER 0 LOW

R-0, HSC	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL1RDY	_	—	—	CAL1SKIP	CAL1DIFF	CAL1EN	CAL1RUN
bit 15							bit 8

R-0, HSC	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CALORDY	—	—	—	CAL0SKIP	CAL0DIFF	CAL0EN	CALORUN
bit 7							bit 0

Legend:	U = Unimplemented bit, rea	U = Unimplemented bit, read as '0'					
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15	CAL1RDY: Dedicated ADC Core 1 Calibration Status Flag bit
bit 15	1 = Dedicated ADC Core 1 calibration is finished
	0 = Dedicated ADC Core 1 calibration is in progress
bit 14-12	Unimplemented: Read as '0'
bit 11	CAL1SKIP: Dedicated ADC Core 1 Calibration Bypass bit
	 1 = After power-up, the dedicated ADC Core 1 will not be calibrated 0 = After power-up, the dedicated ADC Core 1 will be calibrated
bit 10	CAL1DIFF: Dedicated ADC Core 1 Differential-Mode Calibration bit
	 1 = Dedicated ADC Core 1 will be calibrated in Differential Input mode 0 = Dedicated ADC Core 1 will be calibrated in Single-Ended Input mode
bit 9	CAL1EN: Dedicated ADC Core 1 Calibration Enable bit
	1 = Dedicated ADC Core 1 calibration bits (CALxRDY, CALxSKIP, CALxDIFF and CALxRUN) can be accessed by software
	0 = Dedicated ADC Core 1 calibration bits are disabled
bit 8	CAL1RUN: Dedicated ADC Core 1 Calibration Start bit
	1 = If this bit is set by software, the dedicated ADC Core 1 calibration cycle is started; this bit is automatically cleared by hardware
	0 = Software can start the next calibration cycle
bit 7	CALORDY: Dedicated ADC Core 0 Calibration Status Flag bit
	 1 = Dedicated ADC Core 0 calibration is finished 0 = Dedicated ADC Core 0 calibration is in progress
bit 6-4	Unimplemented: Read as '0'
bit 3	CALOSKIP: Dedicated ADC Core 0 Calibration Bypass bit
	 1 = After power-up, the dedicated ADC Core 0 will not be calibrated 0 = After power-up, the dedicated ADC Core 0 will be calibrated
bit 2	CAL0DIFF: Dedicated ADC Core 0 Differential-Mode Calibration bit
	 1 = Dedicated ADC Core 0 will be calibrated in Differential Input mode 0 = Dedicated ADC Core 0 will be calibrated in Single-Ended Input mode
bit 1	CALOEN: Dedicated ADC Core 0 Calibration Enable bit
	1 = Dedicated ADC Core 0 calibration bits (CALxRDY, CALxSKIP, CALxDIFF and CALxRUN) can be accessed by software
	0 = Dedicated ADC Core 0 calibration bits are disabled
bit 0	CALORUN: Dedicated ADC Core 0 Calibration Start bit
	1 = If this bit is set by software, the dedicated ADC Core 0 calibration cycle is started; this bit is automatically cleared by hardware
	0 = Software can start the next calibration cycle
	-

REGISTER 19-29: ADCAL0H: ADC CALIBRATION REGISTER 0 HIGH

R-0, HSC	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL3RDY	—	—	_	CAL3SKIP	CAL3DIFF	CAL3EN	CAL3RUN
bit 15							bit 8
R-0, HSC	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL2RDY	0-0	0-0	0-0	CAL2SKIP	CAL2DIFF	CAL2EN	CAL2RUN
bit 7				CALZSRIP	CALZDIFF	GALZEN	bit 0
Legend:		U = Unimplem	nented bit, rea	d as '0'			
R = Readable	e bit	W = Writable	oit	HSC = Hardw	are Settable/Cl	earable bit	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
1.11.4.5					1.11		
bit 15		d ADC Core 3 c		ation Status Flag	DI		
		d ADC Core 3 d d ADC Core 3 d					
bit 14-12		ted: Read as '					
bit 11	CAL3SKIP:	Dedicated ADC	Core 3 Calibr	ation Bypass bit			
				ore 3 will not be			
	•	•		ore 3 will be calib			
bit 10	-			ential-Mode Calil			
				ed in Differential ed in Single-Enc			
bit 9		dicated ADC C		•			
				s (CALxRDY, CA	ALxSKIP, CALx	DIFF and CAL	xRUN) can be
		d by software	alibratian bita	are disclosed			
bit 8		ed ADC Core 3 (Dedicated ADC					
DILO				licated ADC Co	ore 3 calibration	n cvcle is star	ted [.] this hit is
	automati	cally cleared by can start the n	hardware				
bit 7	CAL2RDY: D	edicated ADC	Core 2 Calibra	ation Status Flag	bit		
		d ADC Core 2 c d ADC Core 2 c					
bit 6-4	Unimplemer	ted: Read as ')'				
bit 3	CAL2SKIP:	Dedicated ADC	Core 2 Calibr	ation Bynass hit			
				ation bypass bit			
	•			ore 2 will not be ore 2 will be calib	calibrated		
bit 2	0 = After pow	ver-up, the dedic	cated ADC Co	ore 2 will not be	calibrated prated		
	0 = After powCAL2DIFF: [1 = Dedicate	ver-up, the dedic Dedicated ADC d ADC Core 2 v	cated ADC Co Core 2 Differe /ill be calibrate	ore 2 will not be ore 2 will be calib	calibrated brated bration bit Input mode		
	0 = After pow CAL2DIFF: [1 = Dedicate 0 = Dedicate	ver-up, the dedic Dedicated ADC d ADC Core 2 v	cated ADC Co Core 2 Differe vill be calibrate vill be calibrate	ore 2 will not be ore 2 will be calit ential-Mode Calit ed in Differential ed in Single-Enc	calibrated brated bration bit Input mode		
bit 2	0 = After pow CAL2DIFF: [1 = Dedicate 0 = Dedicate CAL2EN: De 1 = Dedicate	ver-up, the dedic Dedicated ADC d ADC Core 2 v d ADC Core 2 v dicated ADC Core ed ADC Core 2 v	cated ADC Co Core 2 Differe vill be calibrate vill be calibrate ore 2 Calibrate	ore 2 will not be ore 2 will be calit ential-Mode Calit ed in Differential ed in Single-Enc	calibrated orated bration bit Input mode led Input mode		xRUN) can be
bit 2	0 = After pow CAL2DIFF: [1 = Dedicate 0 = Dedicate CAL2EN: De 1 = Dedicate accessed	ver-up, the dedic Dedicated ADC d ADC Core 2 w d ADC Core 2 w dicated ADC Core ed ADC Core 2 d d by software	cated ADC Co Core 2 Differe vill be calibrate vill be calibrate ore 2 Calibrate calibration bits	ore 2 will not be ore 2 will be calib ential-Mode Calib ed in Differential ed in Single-Enc ion Enable bit s (CALxRDY, CA	calibrated orated bration bit Input mode led Input mode		xRUN) can be
bit 2 bit 1	0 = After pow CAL2DIFF: [1 = Dedicate 0 = Dedicate CAL2EN: De 1 = Dedicate accesse 0 = Dedicate	ver-up, the dedic Dedicated ADC d ADC Core 2 w d ADC Core 2 w edicated ADC Core d ADC Core 2 d d by software ed ADC Core 2 d	cated ADC Co Core 2 Differe vill be calibrate vill be calibrate ore 2 Calibrate calibration bits	ore 2 will not be ore 2 will not be ore 2 will be calib ential-Mode Calib ed in Differential ed in Single-Enc ion Enable bit s (CALxRDY, CA	calibrated orated bration bit Input mode led Input mode		xRUN) can be
bit 2	0 = After pow CAL2DIFF: [1 = Dedicate 0 = Dedicate CAL2EN: De 1 = Dedicate accesse 0 = Dedicate CAL2RUN: [ver-up, the dedic Dedicated ADC d ADC Core 2 v d ADC Core 2 v d ADC Core 2 v d ADC Core 2 d d ADC Core 2 d d by software ed ADC Core 2 d Dedicated ADC	cated ADC Co Core 2 Differe vill be calibrate vill be calibrate ore 2 Calibrate calibration bits calibration bits core 2 Calibra	ore 2 will not be ore 2 will not be ore 2 will be calib ential-Mode Calib ed in Differential ed in Single-Enc ion Enable bit s (CALxRDY, CA	calibrated brated bration bit Input mode led Input mode ALxSKIP, CALxI	DIFF and CAL	

REGISTER 19-30: A	ADCAL1H: ADC CALIBRATION REGISTER 1 HIGH
-------------------	------------------------------------------

CSHREN: Shared ADC Core Calibration Enable bit

0 = Shared ADC core calibration bits are disabled

CSHRRUN: Shared ADC Core Calibration Start bit

0 = Software can start the next calibration cycle

accessed by software

automatically by hardware

Unimplemented: Read as '0'

R/W-0, HS	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
CSHRRDY		_	-	CSHRSKIP	CSHRDIFF	CSHREN	CSHRRUN			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—		<u> </u>	<u> </u>			—			
bit 7							bit 0			
Legend:		HS = Hardwa	S = Hardware Settable bit							
R = Readable	e bit	W = Writable	= Writable bit U = Unimplemented bit,		nented bit, read	ead as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x		x = Bit is unkr	x = Bit is unknown			
bit 15			re Calibration	•						
	 Shared ADC core calibration is finished Shared ADC core calibration is in progress 									
bit 14-12		ted: Read as '								
bit 11	CSHRSKIP: S	Shared ADC C	ore Calibration	Bypass bit						
				vill not be calibr						
bit 10	CSHRDIFF: S	Shared ADC Co	ore Differential-	Mode Calibrati	on bit					
	 CSHRDIFF: Shared ADC Core Differential-Mode Calibration bit 1 = Shared ADC core will be calibrated in Differential Input mode 0 = Shared ADC core will be calibrated in Single-Ended Input mode 									

1 = Shared ADC core calibration bits (CSHRRDY, CSHRSKIP, CSHRDIFF and CSHRRUN) can be

1 = If this bit is set by software, the shared ADC core calibration cycle is started; this bit is cleared

bit 9

bit 8

bit 7-0

REGISTER 19-31: ADCMPxCON: ADC DIGITAL COMPARATOR x CONTROL REGISTER (x = 0 or 1)

U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
	—		CHNL4	CHNL3	CHNL2	CHNL1	CHNL0
bit 15							bit 8
R/W-0	R/W-0	R-0, HC, HS	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CMPEN	IN W-0	STAT	BTWN	HIHI	HILO	LOHI	LOLO
bit 7	i∟	UIAI	BIWN		TILO	LOIII	bit 0
Legend:				•	ented bit, read		
R = Readabl		W = Writable I	oit		are Settable/Cle		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwar	e Settable bit
bit 15-13	Unimplemer	nted: Read as '0)'				
bit 12-8	-	Input Channel I					
	If the compar 11111 = Res •	ator has detecte		a channel, this	s channel numb	per is written to	these bits.
	10110 = Res 10101 = AN 10100 = AN •	21					
	00001 = AN 00000 = AN						
bit 7	CMPEN: Cor	mparator Enable	e bit				
		itor is enabled itor is disabled a	and the STAT s	tatus bit is clea	ired		
bit 6	IE: Compara	tor Common AD	C Interrupt En	able bit			
		ADC interrupt v ADC interrupt v	•			comparison ev	vent
bit 5	STAT: Comp	arator Event Sta	itus bit				
	1 = A compa	ared by hardwa rison event has rison event has	been detected	since the last	read of the CH	NL<4:0> bits	
bit 4	BTWN: Betw	een Low/High C	Comparator Ev	ent bit			
		es a comparator generate a digi					CMPxHI
bit 3	HIHI: High/H	igh Comparator	Event bit				
		es a digital comp generate a digi				CMPxHI	
bit 2	HILO: High/L	ow Comparator	Event bit				
		es a digital comp generate a digi				CMPxHI	
bit 1		ligh Comparator	-				
	1 = Generate	es a digital comp generate a digi	arator event w				
hit 0	LOLO: Low/I		-				
bit 0		Low Comparato	r Event bit				

REGISTER 19-32: ADCMPxENL: ADC DIGITAL COMPARATOR x CHANNEL ENABLE REGISTER LOW (x = 0 or 1)

bit 15	R/W/0	R/W-0						
bit 15								
	bit 15							bit
CMPEN<15:8>	_	R/W-0						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CMPEN<15:0>: Comparator Enable for Corresponding Input Channels bits

1 = Conversion result for corresponding channel is used by the comparator

0 = Conversion result for corresponding channel is not used by the comparator

REGISTER 19-33: ADCMPxENH: ADC DIGITAL COMPARATOR x CHANNEL ENABLE REGISTER HIGH (x = 0 or 1)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			CMPEN	<21:16>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0

CMPEN<21:16>: Comparator Enable for Corresponding Input Channels bits

1 = Conversion result for corresponding channel is used by the comparator

0 = Conversion result for corresponding channel is not used by the comparator

DECISTED 40.24. ADDI VOON, ADD DICITAL FUITED V CONTROL DECISTED

	(* -	0 or 1)					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HSC
FLEN	MODE1	MODE0	OVRSAM2	OVRSAM1	OVRSAM0	IE	RDY
bit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_	FLCHSEL4	FLCHSEL3	FLCHSEL2	FLCHSEL1	FLCHSEL0
bit 7							bit
Legend:		U = Unimpler	nented bit, read	as '0'			
R = Readab	le bit	W = Writable	bit	HSC = Hardw	/are Settable/C	learable bit	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	FLEN: Filter	Enable bit					
	1 = Filter is e						
		disabled and the		ared			
bit 14-13		: Filter Mode bi	ts				
	11 = Averag 10 = Reserv						
	01 = Reserv						
		mpling mode					
bit 12-10		:0>: Filter Avera	aging/Oversam	oling Ratio bits			
	If MODE<1:0			U			
	111 = 128x	(16-bit result in	the ADFLxDAT	register is in 1	2.4 format)		
		15-bit result in th					
		4-bit result in the					
		3-bit result in the (16-bit result in)					
		15-bit result in th					
		14-bit result in th					
	000 = 4x (1 3	3-bit result in the	ADFLxDAT reg	gister is in 12.1	l format)		
		0> = 11 (12-bit i	esult in the ADF	ELxDAT registe	er in all instanc	es):	
	111 = 256x						
	110 = 128x 101 = 64x						
	100 = 32x						
	011 = 16x						
	010 = 8x						
	001 = 4x						
L:1 0	000 = 2x						
bit 9		mmon ADC Inte	-				
		n ADC interrupt n ADC interrupt				eready	
bit 8		ampling Filter D	-				
		eared by hardwa			m the ADFLxD	AT register.	
	1 = Data in t	he ADFLxDAT r	egister is ready			-	
	0 = The ADF	LxDAT register	has been read	and new data	in the ADFLxD	AT register is r	not readv
		nted: Read as '					

REGISTER 19-34: ADFLxCON: ADC DIGITAL FILTER x CONTROL REGISTER (x = 0 or 1) (CONTINUED)

bit 4-0 **FLCHSEL<4:0>:** Oversampling Filter Input Channel Selection bits

11111 = Reserved . 10110 = Reserved 10101 = AN21 10100 = AN20 . . 00001 = AN1 00000 = AN0

NOTES:

20.0 HIGH-SPEED ANALOG COMPARATOR

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed Analog Comparator Module" (DS70005128) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The high-speed analog comparator module monitors current and/or voltage transients that may be too fast for the CPU and ADC to capture.

20.1 Features Overview


The SMPS comparator module offers the following major features:

- Four Rail-to-Rail Analog Comparators
- Dedicated 12-Bit DAC for each Analog Comparator
- Up to Six Selectable Input Sources per Comparator:
 - Four external inputs
 - Two internal inputs from the PGAx module
- Programmable Comparator Hysteresis
- Programmable Output Polarity
- Up to Two DAC Outputs to Device Pins
- Multiple Voltage References for the DAC:
 External References (EXTREF1 or EXTREF2)
 - AVDD
- Interrupt Generation Capability
- Functional Support for PWMx:
 - PWMx duty cycle control
 - PWMx period control
 - PWMx Fault detected

20.2 Module Description

Figure 20-1 shows a functional block diagram of one analog comparator from the high-speed analog comparator module. The analog comparator provides high-speed operation with a typical delay of 15 ns. The negative input of the comparator is always connected to the DACx circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin. The analog comparator input pins are typically shared with pins used by the Analog-to-Digital Converter (ADC) module. Both the comparator and the ADC can use the same pins at the same time. This capability enables a user to measure an input voltage with the ADC and detect voltage transients with the comparator.





20.3 Module Applications

This module provides a means for the SMPS dsPIC[®] DSC devices to monitor voltage and currents in a power conversion application. The ability to detect transient conditions and stimulate the dsPIC DSC processor and/or peripherals, without requiring the processor and ADC to constantly monitor voltages or currents, frees the dsPIC DSC to perform other tasks.

The comparator module has a high-speed comparator and an associated 12-bit DAC that provides a programmable reference voltage to the inverting input of the comparator. The polarity of the comparator output is user-programmable. The output of the module can be used in the following modes:

- Generate an Interrupt
- Trigger an ADC Sample and Convert Process
- Truncate the PWMx Signal (current limit)
- Truncate the PWMx Period (current minimum)
- Disable the PWMx Outputs (Fault latch)

The output of the comparator module may be used in multiple modes at the same time, such as: 1) generate an interrupt, 2) have the ADC take a sample and convert it, and 3) truncate the PWMx output in response to a voltage being detected beyond its expected value.

The comparator module can also be used to wake-up the system from Sleep or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

20.4 Digital-to-Analog Comparator (DAC)

Each analog comparator has a dedicated 12-bit DAC that is used to program the comparator threshold voltage via the CMPxDAC register. The DAC voltage reference source is selected using the EXTREF and RANGE bits in the CMPxCON register.

The EXTREF bit selects either the external voltage reference, EXTREFx, or an internal source as the voltage reference source. The EXTREFx input enables users to connect to a voltage reference that better suits their application. The RANGE bit enables AVDD as the voltage reference source for the DAC when an internal voltage reference is selected.

Note: EXTREF2 is not available on all devices.

Each DACx has an output enable bit, DACOE, in the CMPxCON register that enables the DACx reference voltage to be routed to an external output pin (DACOUTx). Refer to Figure 20-1 for connecting the DACx output voltage to the DACOUTx pins.

Note 1:	Ensure that multiple DACOE bits are not
	set in software. The output on the
	DACOUTx pin will be indeterminate if
	multiple comparators enable the DACx
	output.

2: DACOUT2 is not available on all devices.

20.5 Pulse Stretcher and Digital Logic

The analog comparator can respond to very fast transient signals. After the comparator output is given the desired polarity, the signal is passed to a pulse stretching circuit. The pulse stretching circuit has an asynchronous set function and a delay circuit that ensures the minimum pulse width is three system clock cycles wide to allow the attached circuitry to properly respond to a narrow pulse event.


The pulse stretcher circuit is followed by a digital filter. The digital filter is enabled via the FLTREN bit in the CMPxCON register. The digital filter operates with the clock specified via the FCLKSEL bit in the CMPxCON register. The comparator signal must be stable in a high or low state, for at least three of the selected clock cycles, for it to pass through the digital filter.

20.6 Hysteresis

An additional feature of the module is hysteresis control. Hysteresis can be enabled or disabled and its amplitude can be controlled by the HYSSEL<1:0> bits in the CMPxCON register. Three different values are available: 15 mV, 30 mV and 45 mV. It is also possible to select the edge (rising or falling) to which hysteresis is to be applied.

Hysteresis control prevents the comparator output from continuously changing state because of small perturbations (noise) at the input (see Figure 20-2).





20.7 Analog Comparator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

20.7.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- · Development Tools

REGISTER 20-1: CMPxCON: COMPARATOR x CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CMPON	—	CMPSIDL	HYSSEL1	HYSSEL0	FLTREN	FCLKSEL	DACOE
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	HC-0, HS	R/W-0	R/W-0	R/W-0
INSEL1	INSEL0	EXTREF	HYSPOL	CMPSTAT	ALTINP	CMPPOL	RANGE
bit 7	•						bit 0

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CMPON: Comparator Operating Mode bit
	1 = Comparator module is enabled
	0 = Comparator module is disabled (reduces power consumption)
bit 14	Unimplemented: Read as '0'
bit 13	CMPSIDL: Comparator Stop in Idle Mode bit
	 Discontinues module operation when device enters Idle mode. Continues module operation in Idle mode If a device has multiple comparators, any CMPSIDL bit set to '1' disables all comparators while in Idle mode.
bit 12-11	HYSSEL<1:0>: Comparator Hysteresis Select bits
	 11 = 20 mV hysteresis 10 = 10 mV hysteresis 01 = 5 mV hysteresis 00 = No hysteresis is selected
bit 10	FLTREN: Digital Filter Enable bit
	 1 = Digital filter is enabled 0 = Digital filter is disabled
bit 9	FCLKSEL: Digital Filter and Pulse Stretcher Clock Select bit
	 1 = Digital filter and pulse stretcher operate with the PWM clock 0 = Digital filter and pulse stretcher operate with the system clock
bit 8	DACOE: DACx Output Enable bit
	 1 = DACx analog voltage is connected to the DACOUTx pin⁽¹⁾ 0 = DACx analog voltage is not connected to the DACOUTx pin
bit 7-6	INSEL<1:0>: Input Source Select for Comparator bits
	If ALTINP = 0, Select from Comparator Inputs: 11 = Selects CMPxD input pin 10 = Selects CMPxC input pin
	01 = Selects CMPxB input pin
	00 = Selects CMPxA input pin If ALTINP = 1, Select from Alternate Inputs:
	11 = Reserved
	10 = Reserved
	01 = Selects PGA2 output
	00 = Selects PGA1 output

Note 1: DACOUTx can be associated only with a single comparator at any given time. The software must ensure that multiple comparators do not enable the DACx output by setting their respective DACOE bit.

REGISTER 20-1: CMPxCON: COMPARATOR x CONTROL REGISTER (CONTINUED)

bit 5	EXTREF: Enable External Reference bit
	1 = External source provides reference to DACx (maximum DAC voltage is determined by the external voltage source)
	0 = AVDD provides reference to DACx (maximum DAC voltage is AVDD)
bit 4	HYSPOL: Comparator Hysteresis Polarity Select bit
	 1 = Hysteresis is applied to the falling edge of the comparator output 0 = Hysteresis is applied to the rising edge of the comparator output
bit 3	CMPSTAT: Comparator Current State bit
	Reflects the current output state of Comparator x, including the setting of the CMPPOL bit.
bit 2	ALTINP: Alternate Input Select bit
	1 = INSEL<1:0> bits select alternate inputs
	0 = INSEL<1:0> bits select comparator inputs
bit 1	CMPPOL: Comparator Output Polarity Control bit
	1 = Output is inverted
	0 = Output is non-inverted
bit 0	RANGE: DACx Output Voltage Range Select bit
	1 = AVDD is the maximum DACx output voltage
	0 = Unimplemented, do not use

Note 1: DACOUTx can be associated only with a single comparator at any given time. The software must ensure that multiple comparators do not enable the DACx output by setting their respective DACOE bit.

REGISTER 20-2: CMPxDAC: COMPARATOR x DAC CONTROL REGISTER

				DAMA	DAMA	DAMA	DAMA		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_		—		CMREF<11:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			CMRE	F<7:0>					
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable t	bit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
bit 15-12	Unimplemen	ted: Read as '0	,						
bit 11-0	-	>: Comparator		oltage Select bi	ts				
	11111111111								
	•	± ±							
	•								
	•	= ([CMREF	<11:0>] * (AV	DD)/4096) volt	s (EXTREF = 0)			
	•				6) volts (EXTRE				
	•	~		,	, (,			
	•								
	0000000000	00							

NOTES:

21.0 PROGRAMMABLE GAIN AMPLIFIER (PGA)


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Programmable Gain Amplifier (PGA)" (DS70005146) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS50X family devices have two Programmable Gain Amplifiers (PGA1, PGA2). The PGA is an op amp-based, non-inverting amplifier with user-programmable gains. The output of the PGA can be connected to a number of dedicated Sample-and-Hold inputs of the Analog-to-Digital Converter and/or to the high-speed analog comparator module. The PGA has five selectable gains and may be used as a ground referenced amplifier (single-ended) or used with an independent ground reference point.

Key features of the PGA module include:

- · Single-ended or independent ground reference
- Selectable gains: 4x, 8x, 16x, 32x and 64x
- High Gain Bandwidth
- · Rail-to-rail output voltage
- Wide input voltage range





21.1 Module Description

The Programmable Gain Amplifiers are used to amplify small voltages (i.e., voltages across burden/shunt resistors) to improve the signal-to-noise ratio of the measured signal. The PGAx output voltage can be read by any of the four dedicated Sample-and-Hold circuits on the ADC module. The output voltage can also be fed to the comparator module for overcurrent/ voltage protection. Figure 21-2 shows a functional block diagram of the PGAx module. Refer to Section 19.0 "High-Speed, 12-Bit Analog-to-Digital Converter (ADC)" and Section 20.0 "High-Speed Analog Comparator" for more interconnection details.

The gain of the PGAx module is selectable via the GAIN<2:0> bits in the PGAxCON register. There are five selectable gains, ranging from 4x to 64x. The SELPI<2:0> and SELNI<2:0> bits in the PGAxCON register select one of four positive/negative inputs to the PGAx module. For single-ended applications, the SELNI<2:0> bits will select the ground as the negative

input source. To provide an independent ground reference, PGAxN2 and PGAxN3 pins are available as the negative input source to the PGAx module.

Note 1: Not all PGA positive/negative inputs are available on all devices. Refer to the specific device pinout for available input source pins.

The output voltage of the PGAx module can be connected to the DACOUTx pin by setting the PGAOEN bit in the PGAxCON register. When the PGAOEN bit is enabled, the output voltage of PGA1 is connected to DACOUT1 and PGA2 is connected to DACOUT2. For devices with a single DACOUTx pin, the output voltage of PGA2 can be connected to DACOUT1 by configuring the DBCC Configuration bit in the FDEVOPT register (FDEVOPT<6>).

If both the DACx output voltage and PGAx output voltage are connected to the DACOUTx pin, the resulting output voltage would be a combination of signals. There is no assigned priority between the PGAx module and the DACx module.




FIGURE 21-2: PGAx FUNCTIONAL BLOCK DIAGRAM

21.2 PGA Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page contains the latest updates and additional information.

21.2.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 21-1: PGAxCON: PGAx CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
PGAEN	PGAOEN	SELPI2	SELPI1	SELPI0	SELNI2	SELNI1	SELNI0					
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0					
0-0	0-0	0-0	0-0	0-0	GAIN2	GAIN1	GAIN0					
	—	_	_	_	GAINZ	GAINT						
bit 7							bit 0					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
bit 15		dule is enabled										
	0 = PGAx module is disabled (reduces power consumption)											
bit 14	PGAOEN: PGAx Output Enable bit											
	 PGAx output is connected to the DACOUTx pin PGAx output is not connected to the DACOUTx pin 											
bit 13-11		PGAx Positive		•								
	111 = Reserv	ved	-									
	110 = Reserv											
	101 = Reserved											
	100 = Reserved 011 = PGAxP4											
		011 - PGAXP4 $010 = PGAXP3$										
	001 = PGAxP2											
	000 = PGAxF	P1										
bit 10-8	SELNI<2:0>: PGAx Negative Input Selection bits											
	111 = Reserved											
	110 = Reserved											
		101 = Reserved										
	100 = Reserved 011 = Ground (Single-Ended mode)											
	011 = Groupo	d (Sinale-Ender	1 mode)									
	011 = Ground 010 = PGAxN		d mode)									
	010 = PGAxN 001 = PGAxN	N3 N2										
	010 = PGAxN 001 = PGAxN 000 = Ground	13	d mode)									

REGISTER 21-1: PGAxCON: PGAx CONTROL REGISTER (CONTINUED)

- bit 2-0 GAIN<2:0>: PGAx Gain Selection bits
 - 111 = Reserved
 - 110 = Gain of 64x
 - 101 = Gain of 32x
 - 100 = Gain of 16x
 - 011 = Gain of 8x
 - 010 = Gain of 4x
 - 001 = Reserved
 - 000 = Reserved

REGISTER 21-2: PGAxCAL: PGAx CALIBRATION REGISTER

'1' = Bit is set

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	—	_	—	—	_	—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—			PGAC	CAL<5:0>			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				

bit 15-6 Unimplemented: Read as '0'

-n = Value at POR

bit 5-0 **PGACAL<5:0>:** PGAx Offset Calibration bits

The calibration values for PGA1 and PGA2 must be copied from Flash addresses, 0x800E48 and 0x800E4C, respectively, into these bits before the module is enabled. Refer to the calibration data address table (Table 23-3) in **Section 23.0 "Special Features"** for more information.

'0' = Bit is cleared

x = Bit is unknown

22.0 CONSTANT-CURRENT SOURCE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The constant-current source module is a precision current generator and is used in conjunction with the ADC module to measure the resistance of external resistors connected to device pins.

22.1 Features Overview

The constant-current source module offers the following major features:


- Constant-current generator (10 µA nominal)
- · Internal selectable connection to one of four pins
- Enable/disable bit

22.2 Module Description

Figure 22-1 shows a functional block diagram of the constant-current source module. It consists of a precision current generator with a nominal value of 10 μ A. The module can be enabled and disabled using the ISRCEN bit in the ISRCCON register. The output of the current generator is internally connected to a device pin. The dsPIC33EPXXGS50X family can have up to 4 selectable current source pins. The OUTSEL<2:0> bits in the ISRCCON register allow selection of the target pin.

The current source is calibrated during testing.

FIGURE 22-1: CONSTANT-CURRENT SOURCE MODULE BLOCK DIAGRAM



22.3 Current Source Control Register

REGISTER 22-1: ISRCCON: CONSTANT-CURRENT SOURCE CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
ISRCEN		_	—	—	OUTSEL2	OUTSEL1	OUTSEL0	
bit 15	·						bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		ISRCCAL5	ISRCCAL4	ISRCCAL3	ISRCCAL2	ISRCCAL1	ISRCCAL0	
bit 7							bit 0	
Logondy								
Legend: R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 14-11 bit 10-8	-	ited: Read as ' >: Output Con		Select bits				
	111 = Reserv 110 = Reserv 101 = Reserv 100 = Input p 011 = Input p 010 = Input p 001 = Input p	ved ved	4) 5) 6)					
bit 7-6	Unimplemen	ted: Read as '	0'					
bit 5-0	The calibratic module is ena		e copied from the calibration	Flash address	ts s, 0x800E78, ini table (Table 23			

23.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXGS50X family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation
- Brown-out Reset (BOR)

23.1 Configuration Bits

In dsPIC33EPXXGS50X family devices, the Configuration Words are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored at the end of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 23-1 with detailed descriptions in Table 23-2. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration Shadow registers during device Resets.

For devices operating in Dual Partition modes, the BSEQx bits (FBTSEQ<11:0>) determine which panel is the Active Partition at start-up and the Configuration Words from that panel are loaded into the Configuration Shadow registers.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Words for configuration data in their code for the compiler. This is to make certain that program code is not stored in this address when the code is compiled. Program code executing out of configuration space will cause a device Reset.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words.

TABLE 23-1: CONFIGURATION REGISTER MAP⁽³⁾

IADEE	-•	•••••																	
Name	Address	Device Memory Size (Kbytes)	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	002B80	16																	
FSEC	005780	32	_	AIVTDIS	_	_	_	C	CSS<2:0	>	CWRP	GSS<1	:0>	GWRP	_	BSEN	BSS<1	:0>	BWRP
	00AF80	64																	
	002B90	16												I					
FBSLIM	005790	32	_	_	_	_							BSLI	M<12:0>					
	00AF90	64																	
	002B94	16																	
FSIGN	005794	32	1 —	Reserved ⁽²⁾	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
	00AF94	64	-																
	002B98	16																	
FOSCSEL	005798	32	—	_	_	_	_	_	_	_	_	IESO	_	_	_	_	FI	NOSC<2:0	>
	00AF98	64																	
	002B9C	16																	
FOSC	00579C	32	_	_	—	—	_	_	_	_	PLLKEN	FCKSM<	:1:0>	IOL1WAY	_	_	OSCIOFNC	POSC	MD<1:0>
	00AF9C	64																	
	002BA0	16																	
FWDT	0057A0	32] _	_	—	_	_	_	_	WDTW	/IN<1:0>	WINDIS	WDT	EN<1:0>	WDTPRE		WDTPO	ST<3:0>	
	00AFA0	64																	
	002BA4	16																	
FPOR	0057A4	32	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Reserved ⁽¹⁾
	00AFA4	64																	
	002BA8	16																	
FICD	0057A8	32	—	BTSWP	—	—	—	—	—	—	—	Reserved ⁽¹⁾	—	JTAGEN	—	-	—	ICS	6<1:0>
	00AFA8	64																	

Note 1: These bits are reserved and must be programmed as '1'.

2: This bit is reserved and must be programmed as '0'.

3: When operating in Dual Partition mode, each partition will have dedicated Configuration registers. On a device Reset, the configuration values of the Active Partition are read at start-up, but during a soft swap condition, the configuration settings of the newly Active Partition are ignored.

4: FBOOT resides in configuration memory space.

TABLE 23-1: CONFIGURATION REGISTER MAP⁽³⁾ (CONTINUED)

	-• ··						(,										
Name	Address	Device Memory Size (Kbytes)	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FDEVOPT	002BAC	16																	
	0057AC	32	_	_	_	_	_	_	_	_	_	_	DBCC	_	ALTI2C2	ALTI2C1	Reserved ⁽¹⁾	_	PWMLOCK
	00AFAC	64																	
FALTREG	002BB0	16												•	•				
	0057B0	32	_	—	—	—	_	—	_	_	—	_		CTXT2 <2:	0>	_	C.	TXT1 <2:0)>
	00AFB0	64																	
FBTSEQ	002BFC	16					•		•	•			•			•			
	0057FC	32	IBSEQ<11:0>										I	BSEQ<11:0	>				
	00AFFC	64																	
FBOOT ⁽⁴⁾	801000		—	_	_	_	—	_	_	_	_	_	_	—	—	—	_	BTMC	DE<1:0>

Note 1: These bits are reserved and must be programmed as '1'.

2: This bit is reserved and must be programmed as '0'.

3: When operating in Dual Partition mode, each partition will have dedicated Configuration registers. On a device Reset, the configuration values of the Active Partition are read at start-up, but during a soft swap condition, the configuration settings of the newly Active Partition are ignored.

4: FBOOT resides in configuration memory space.

TABLE 23-2: CONFIGURATION BITS DESCRIPTION

Bit Field	Description
BSS<1:0>	Boot Segment Code-Protect Level bits
	11 = Boot Segment is not code-protected other than BWRP
	10 = Standard security 0x = High security
BSEN	Boot Segment Control bit
DOLIN	1 = No Boot Segment is enabled
	0 = Boot Segment size is determined by the BSLIM<12:0> bits
BWRP	Boot Segment Write-Protect bit
	1 = Boot Segment can be written0 = Boot Segment is write-protected
BSLIM<12:0>	Boot Segment Flash Page Address Limit bits
	Contains the last active Boot Segment page. The value to be programmed is the inverted page address, such that programming additional '0's can only increase the Boot Segment size (i.e., 0x1FFD = 2 Pages or 1024 IW).
GSS<1:0>	General Segment Code-Protect Level bits
	11 = User program memory is not code-protected
	10 = Standard security 0x = High security
GWRP	General Segment Write-Protect bit
	1 = User program memory is not write-protected
	0 = User program memory is write-protected
CWRP	Configuration Segment Write-Protect bit
	 1 = Configuration data is not write-protected 0 = Configuration data is write-protected
CSS<2:0>	Configuration Segment Code-Protect Level bits
	111 = Configuration data is not code-protected
	110 = Standard security 10x = Enhanced security
	0xx = High security
BTSWP	BOOTSWP Instruction Enable/Disable bit
	1 = BOOTSWP instruction is disabled
	0 = BOOTSWP instruction is enabled
BSEQ<11:0>	Boot Sequence Number bits (Dual Partition modes only)
	Relative value defining which partition will be active after device Reset; the partition containing a lower boot number will be active.
IBSEQ<11:0>	Inverse Boot Sequence Number bits (Dual Partition modes only)
	The one's complement of BSEQ<11:0>; must be calculated by the user and written for
	device programming. If BSEQx and IBSEQx are not complements of each other, the Boot Sequence Number is considered to be invalid.
AIVTDIS ⁽¹⁾	Alternate Interrupt Vector Table bit
	1 = Alternate Interrupt Vector Table is disabled
1500	0 = Alternate Interrupt Vector Table is enabled if INTCON2<8> = 1
IESO	Two-Speed Oscillator Start-up Enable bit 1 = Starts up device with FRC, then automatically switches to the user-selected oscillator
	source when ready
	0 = Starts up device with the user-selected oscillator source
PWMLOCK	PWMx Lock Enable bit
	1 = Certain PWMx registers may only be written after a key sequence
	0 = PWMx registers may be written without a key sequence

Note 1: The Boot Segment must be present to use the Alternate Interrupt Vector Table.

Bit Field	Description							
FNOSC<2:0>	Oscillator Selection bits							
	111 = Fast RC Oscillator with Divide-by-N (FRCDIVN)							
	110 = Fast RC Oscillator with Divide-by-16							
	101 = Low-Power RC Oscillator (LPRC) 100 = Reserved; do not use							
	011 = Primary Oscillator with PLL module (XT + PLL, HS + PLL, EC + PLL)							
	010 = Primary Oscillator (XT, HS, EC)							
	001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCPLL)							
	000 = Fast RC Oscillator (FRC)							
FCKSM<1:0>	Clock Switching Mode bits							
	1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled							
	01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled							
	00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled							
IOL1WAY	Peripheral Pin Select Configuration bit							
	1 = Allows only one reconfiguration							
00010510	0 = Allows multiple reconfigurations							
OSCIOFNC	OSC2 Pin Function bit (except in XT and HS modes)							
	1 = OSC2 is the clock output 0 = OSC2 is a general purpose digital I/O pin							
POSCMD<1:0>	Primary Oscillator Mode Select bits							
F03CINID~1.02	11 = Primary Oscillator is disabled							
	10 = HS Crystal Oscillator mode							
	01 = XT Crystal Oscillator mode							
	00 = EC (External Clock) mode							
WDTEN<1:0>	Watchdog Timer Enable bits							
	11 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled; clearing the							
	SWDTEN bit in the RCON register will have no effect)							
	10 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)							
	01 = Watchdog Timer is enabled only while device is active and is disabled while in Sleep							
	mode; software control is disabled in this mode							
	00 = Watchdog Timer and SWDTEN bit are disabled							
WINDIS	Watchdog Timer Window Enable bit							
	1 = Watchdog Timer in Non-Window mode							
	0 = Watchdog Timer in Window mode							
PLLKEN	PLL Lock Enable bit							
	1 = PLL lock is enabled							
	0 = PLL lock is disabled							
WDTPRE	Watchdog Timer Prescaler bit							
	1 = 1:128							
	0 = 1:32							
WDTPOST<3:0>	Watchdog Timer Postscaler bits							
	1111 = 1:32,768 1110 = 1:16,384							
	•							
	•							
	•							
	0001 = 1:2							
	0000 = 1:1							

TABLE 23-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: The Boot Segment must be present to use the Alternate Interrupt Vector Table.

Bit Field	Description							
WDTWIN<1:0>	Watchdog Timer Window Select bits 11 = WDT window is 25% of the WDT period 10 = WDT window is 37.5% of the WDT period 01 = WDT window is 50% of the WDT period							
ALTI2C1	00 = WDT window is 75% of the WDT period Alternate I2C1 Pin bit							
	1 = I2C1 is mapped to the SDA1/SCL1 pins 0 = I2C1 is mapped to the ASDA1/ASCL1 pins							
ALTI2C2	Alternate I2C2 Pin bit 1 = I2C2 is mapped to the SDA2/SCL2 pins 0 = I2C2 is mapped to the ASDA2/ASCL2 pins							
JTAGEN	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled							
ICS<1:0>	ICD Communication Channel Select bits 11 = Communicates on PGEC1 and PGED1 10 = Communicates on PGEC2 and PGED2 01 = Communicates on PGEC3 and PGED3 00 = Reserved, do not use							
DBCC	DACx Output Cross Connection Select bit 1 = No cross connection between DAC outputs 0 = Interconnects DACOUT1 and DACOUT2							
CTXT1<2:0>	Alternate Working Register Set 1 Interrupt Priority Level (IPL) Select bits 111 = Reserved 110 = Assigned to IPL of 7 101 = Assigned to IPL of 6 100 = Assigned to IPL of 5 011 = Assigned to IPL of 4 010 = Assigned to IPL of 3 001 = Assigned to IPL of 2 000 = Assigned to IPL of 1							
CTXT2<2:0>	Alternate Working Register Set 2 Interrupt Priority Level (IPL) Select bits 111 = Reserved 110 = Assigned to IPL of 7 101 = Assigned to IPL of 6 100 = Assigned to IPL of 5 011 = Assigned to IPL of 4 010 = Assigned to IPL of 3 001 = Assigned to IPL of 2 000 = Assigned to IPL of 1							
BTMODE<1:0>	Boot Mode Configuration bits 11 = Single Partition mode 10 = Dual Partition mode 01 = Protected Dual Partition mode 00 = Privileged Dual Partition mode							



23.2 Device Calibration and Identification

The PGAx and current source modules on the dsPIC33EPXXGS50X family devices require Calibration Data registers to improve performance of the module over a wide operating range. These Calibration registers are read-only and are stored in configuration memory space. Prior to enabling the module, the calibration data must be read (TBLPAG and Table Read instruction) and loaded into their respective SFR registers. The device calibration addresses are shown in Table 23-3. The dsPIC33EPXXGS50X devices have two identification registers near the end of configuration memory space that store the Device ID (DEVID) and Device Revision (DEVREV). These registers are used to determine the mask, variant and manufacturing information about the device. These registers are read-only and are shown in Register 23-1 and Register 23-2.

TABLE 23-3: DEVICE CALIBRATION ADDRESSES	TABLE 23-3 :	DEVICE CALIBRATION ADDRESSES ⁽¹⁾
------------------------------------------	---------------------	---------------------------------------------

Calibration Name	Address	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PGA1CAL	800E48	—	_	_	_	_	_	_	_	-	_	-	PGA1 Calibration Data					
PGA2CAL	800E4C	_	-	—	—	—	_	—	_		-			PGA	2 Calib	ration I	Data	
ISRCCAL	800E78	_	_	_	—	_		_	_	_	—	_	Current Source Calibration Data			ata		

Note 1: The calibration data must be copied into its respective registers prior to enabling the module.

REGISTER 23-1: DEVID: DEVICE ID REGISTER

R	R	R	R	R	R	R	R
			DEVID<	<23:16>			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVID	<15:8>			
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVID)<7:0>			
bit 7							bit 0
Legend:	R = Read-Only bit U = Unimplemented bit						

bit 23-0 **DEVID<23:0>:** Device Identifier bits

REGISTER 23-2: DEVREV: DEVICE REVISION REGISTER

R	R	R	R	R	R	R	R
			DEVREV	/<23:16>			
bit 23							bit 16
R	R	R	R	R	R	R	R
	i c	IX.	DEVRE				i c
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVRE				
bit 7							bit 0
Legend: R =	Read-only bit			U = Unimpler	nentea bit		

bit 23-0 **DEVREV<23:0>:** Device Revision bits

23.3 User OTP Memory

dsPIC33EPXXGS50X family devices contain 64 words of User One-Time-Programmable (OTP) memory, located at addresses, 0x800F80 through 0x800FFE. The User OTP Words can be used for storing checksum, code revisions, product information, such as serial numbers, system manufacturing dates, manufacturing lot numbers and other application-specific information. These words can only be written once at program time and not at run time; they can be read at run time.


23.4 On-Chip Voltage Regulator

All the dsPIC33EPXXGS50X family devices power their core digital logic at a nominal 1.8V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33EPXXGS50X family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. A low-ESR (less than 1 Ohm) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 23-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 26-5, located in Section 26.0 "Electrical Characteristics".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

FIGURE 23-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



23.5 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage, VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse which resets the device. The BOR selects the clock source based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an Oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 26-23 of Section 26.0 "Electrical Characteristics" for specific TFSCM values.

The BOR status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

23.6 Watchdog Timer (WDT)

For dsPIC33EPXXGS50X family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

23.6.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a WDT Time-out Period (TWDT), as shown in Parameter SY12 in Table 26-23.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods, ranges from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.




FIGURE 23-2: WDT BLOCK DIAGRAM

23.6.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3:2>) needs to be cleared in software after the device wakes up.

23.6.3 ENABLING WDT

The WDT is enabled or disabled by the WDTEN<1:0> Configuration bits in the FWDT Configuration register. When the WDTEN<1:0> Configuration bits have been programmed to '0b11', the WDT is always enabled.

The WDT can be optionally controlled in software when the WDTEN<1:0> Configuration bits have been programmed to '0b10'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disables the WDT during non-critical segments for maximum power savings.

The WDT Time-out flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

23.6.4 WDT WINDOW

The Watchdog Timer has an optional Windowed mode, enabled by programming the WINDIS bit in the WDT Configuration register (FWDT<7>). In the Windowed mode (WINDIS = 0), the WDT should be cleared based on the settings in the programmable Watchdog Timer Window select bits (WDTWIN<1:0>).

23.7 JTAG Interface

The dsPIC33EPXXGS50X family devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface is provided in future revisions of the document.

Note:	Refer to "Programming and Diagnostics"							
	(DS70608) in the "dsPIC33/PIC24 Family							
	Reference Manual" for further information on							
	usage, configuration and operation of the							
	JTAG interface.							

23.8 In-Circuit Serial Programming™

The dsPIC33EPXXGS50X family devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits"* (DS70663) for details about In-Circuit Serial Programming[™] (ICSP[™]).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

23.9 In-Circuit Debugger

When MPLAB[®] ICD 3 or REAL ICE[™] emulator is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

23.10 Code Protection and CodeGuard™ Security

dsPIC33EPXXGS50X devices offer multiple levels of security for protecting individual intellectual property. The program Flash protection can be broken up into three segments: Boot Segment (BS), General Segment (GS) and Configuration Segment (CS). Boot Segment has the highest security privilege and can be thought to have limited restrictions when accessing other segments. General Segment has the least security and is intended for the end user system code. Configuration Segment contains only the device user configuration data which is located at the end of the program memory space.

The code protection features are controlled by the Configuration registers, FSEC and FBSLIM. The FSEC register controls the code-protect level for each segment and if that segment is write-protected. The size of BS and GS will depend on the BSLIM<12:0> setting and if the Alternate Interrupt Vector Table (AIVT) is enabled. The BSLIM<12:0> bits define the number of pages for BS with each page containing 512 IW. The smallest BS size is one page, which will consist of the Interrupt Vector Table (IVT) and 256 IW of code protection.

If the AIVT is enabled, the last page of BS will contain the AIVT and will not contain any BS code. With AIVT enabled, the smallest BS size is now two pages (1024 IW), with one page for the IVT and BS code, and the other page for the AIVT. Write protection of the BS does not cover the AIVT. The last page of BS can always be programmed or erased by BS code. The General Segment will start at the next page and will consume the rest of program Flash except for the Flash Configuration Words. The IVT will assume GS security only if BS is not enabled. The IVT is protected from being programmed or page erased when either security segment has enabled write protection.

Note: Refer to "CodeGuard™ Intermediate Security" (DS70005182) in the "dsPIC33/ PIC24 Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

The different device security segments are shown in Figure 23-3. Here, all three segments are shown but are not required. If only basic code protection is required, then GS can be enabled independently or combined with CS, if desired.

FIGURE 23-3:	SECURITY SEGMENTS EXAMPLE FOR dsPIC33EP64GS50X DEVICES					
		0x000000				
	IVT	0x000200				
IVT and AIVT Assume BS Protection	BS	0,000200				
	AIVT + 256 IW ⁽²⁾					
		BSLIM<12:0>				
	GS					
	CS ⁽¹⁾	0x00B000				
+ CS) of	write-protected, the program memory w erase condition.					
2: The last half (256 IW) of the last page of BS is unusable program memory.						


dsPIC33EP64GS50X family devices can be operated in Dual Partition mode, where security is required for each partition. When operating in Dual Partition mode, the Active and Inactive Partitions both contain unique copies of the Reset vector, Interrupt Vector Tables (IVT and AIVT, if enabled) and the Flash Configuration Words. Both partitions have the three security segments described previously. Code may not be executed from the Inactive Partition, but it may be programmed by, and read from, the Active Partition, subject to defined code protection. Figure 23-4 shows the different security segments for a device operating in Dual Partition mode.

The device may also operate in a Protected Dual Partition mode or in Privileged Dual Partition mode. In Protected Dual Partition mode, Partition 1 is permanently erase/write-protected. This implementation allows for a "Factory Default" mode, which provides a fail-safe backup image to be stored in Partition 1. For example, a fail-safe bootloader can be placed in Partition 1, along with a fail-safe backup code image, which can be used or rewritten into Partition 2.

Privileged Dual Partition mode performs the same function as Protected Dual Partition mode, except additional constraints are applied in an effort to prevent code in the Boot Segment and General Segment from being used against each other.

FIGURE 23-4: SE EX ds DE PA

SECURITY SEGMENTS EXAMPLE FOR dsPIC33EP64GS50X DEVICES (DUAL PARTITION MODES)



24.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXGS50X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

Table 24-1 lists the general symbols used in describingthe instructions.

The dsPIC33E instruction set summary in Table 24-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction, or a PSV or table read is performed. In these cases, the execution takes multiple instruction cycles, with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,
	refer to the "16-bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

TABLE 24-1:	SYMBOLS	USED I	N OPCODE	DESCRIPTIONS

Field	Description		
#text	Means literal defined by "text"		
(text)	Means "content of text"		
[text]	Means "the location addressed by text"		
{}	Optional field or operation		
$a\in\{b,c,d\}$	a is selected from the set of values b, c, d		
<n:m></n:m>	Register bit field		
.b	Byte mode selection		
.d	Double-Word mode selection		
.S	Shadow register select		
.W	Word mode selection (default)		
Acc	One of two accumulators {A, B}		
AWB	Accumulator write-back destination address register \in {W13, [W13]+ = 2}		
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$		
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero		
Expr	Absolute address, label or expression (resolved by the linker)		
f	File register address ∈ {0x00000x1FFF}		
lit1	1-bit unsigned literal $\in \{0,1\}$		
lit4	4-bit unsigned literal ∈ {015}		
lit5	5-bit unsigned literal $\in \{031\}$		
lit8	8-bit unsigned literal ∈ {0255}		
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode		
lit14	14-bit unsigned literal ∈ {016384}		
lit16	16-bit unsigned literal $\in \{065535\}$		
lit23	23-bit unsigned literal \in {08388608}; LSb must be '0'		
None	Field does not require an entry, can be blank		
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate		
PC	Program Counter		
Slit10	10-bit signed literal \in {-512511}		
Slit16	16-bit signed literal ∈ {-3276832767}		
Slit6	6-bit signed literal ∈ {-1616}		
Wb	Base W register ∈ {W0W15}		
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }		
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }		
Wm,Wn	Dividend, Divisor Working register pair (direct addressing)		

TABLE 24-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers \in {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] + (W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = (W11 + W12], none}	
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

TABLE 24-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BOOTSWP	BOOTSWP		Swap the active and inactive program Flash Space	1	2	None
7	BRA	BRA	C,Expr	Branch if Carry	1	1 (4)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (4)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (4)	None
		BRA	GT,Expr	Branch if greater than	1	1 (4)	None
		BRA	GTU,Expr	Branch if unsigned greater than	1	1 (4)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (4)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (4)	None
		BRA	LT,Expr	Branch if less than	1	1 (4)	None
		BRA	LTU,Expr	Branch if unsigned less than	1	1 (4)	None
		BRA	N,Expr	Branch if Negative	1	1 (4)	None
		BRA	NC, Expr	Branch if Not Carry	1	1 (4)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (4)	None
		BRA	NOV,Expr	Branch if Not Overflow	1	1 (4)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (4)	None
		BRA	OA, Expr	Branch if Accumulator A overflow	1	1 (4)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (4)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (4)	None
		BRA	SA,Expr	Branch if Accumulator A saturated	1	1 (4)	None
		BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (4)	None
		BRA	Expr	Branch Unconditionally	1	4	None
		BRA	Z,Expr	Branch if Zero	1	1 (4)	None
		BRA	Wn	Computed Branch	1	4	None
8	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
9	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
10	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
11	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
12	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
13	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
14	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
15	CALL	CALL	lit23	Call subroutine	2	4	SFA
		CALL	Wn	Call indirect subroutine	1	4	SFA
		CALL.L	Wn	Call indirect subroutine (long address)	1	4	SFA
16	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SE
17	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
18	COM	COM	f	$f = \overline{f}$	1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
19	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit8	Compare Wb with lit8	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
20	CPO	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CPO	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
21	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit8	Compare Wb with lit8, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – C)	1	1	C,DC,N,OV,Z
22	CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
	CPBEQ	CPBEQ	Wb,Wn,Expr	Compare Wb with Wn, branch if =	1	1 (5)	None
23	CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
	CPBGT	CPBGT	Wb,Wn,Expr	Compare Wb with Wn, branch if >	1	1 (5)	None
24	CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
	CPBLT	CPBLT	Wb,Wn,Expr	Compare Wb with Wn, branch if <	1	1 (5)	None
25	CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
	CPBNE	CPBNE	Wb,Wn,Expr	Compare Wb with Wn, branch if ≠	1	1 (5)	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
26	CTXTSWP	CTXTSWP #1it3		Switch CPU register context to context defined by lit3	1	2	None
		CTXTSWP	Wn	Switch CPU register context to context defined by Wn	1	2	None
27	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
28	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
29	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
30	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
31	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
32	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
33	DO	DO	#lit15,Expr	Do code to PC + Expr, lit15 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
34	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
35	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB SA,SB,SAB
36	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
37	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
38	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
39	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
40	GOTO	GOTO	Expr	Go to address	2	4	None
		GOTO	Wn	Go to indirect	1	4	None
	GOTO.L Wn		Wn	Go to indirect (long address)	1	4	None
41	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
42	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
43	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
44	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
45	LNK	LNK	#lit14	Link Frame Pointer	1	1	SFA
46	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
47	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
48	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
19	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit literal to DSRPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-bit literal to TBLPAG	1	1	None
		MOVPAGW	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPAGW	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None
50	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None
51	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB SA,SB,SAB
		MPY	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd	Square Wm to Accumulator	1	1	OA,OB,OAE SA,SB,SAE
52	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
53	MSC	MSC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd, AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAE SA,SB,SAE
54	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SS	Wb,Ws,Acc	Accumulator = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,Ws,Acc	Accumulator = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Acc	Accumulator = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.US	Wb,Ws,Acc	Accumulator = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.UU	Wb,#lit5,Acc	Accumulator = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,Ws,Acc	Accumulator = unsigned(Wb) * unsigned(Ws)	1	1	None
		MULW.SS	Wb,Ws,Wnd	Wnd = signed(Wb) * signed(Ws)	1	1	None
		MULW.SU	Wb,Ws,Wnd	Wnd = signed(Wb) * unsigned(Ws)	1	1	None
		MULW.US	Wb,Ws,Wnd	Wnd = unsigned(Wb) * signed(Ws)	1	1	None
		MULW.UU	Wb,Ws,Wnd	Wnd = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	Wnd = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	Wnd = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
55	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = $f + 1$	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
56	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
57 POP		POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
58	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
59	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
60	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
61	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
62	RESET	RESET	ESET Software device Reset		1	1	None
63	RETFIE	RETFIE		Return from interrupt	1	6 (5)	SFA
64	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	6 (5)	SFA
65	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
66	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
67	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
68	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
69	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
70		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
70	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
71	0.E	SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
71 72	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
12	SETM	SETM	f	f = 0xFFFF	-	1	None None
		SETM	WREG	WREG = 0xFFFF Ws = 0xFFFF	1	1	
73	SETAC	SETM	Ws		1	1	
10	SFTAC	SFTAC	Acc,Wn Acc,#Slit6	Arithmetic Shift Accumulator by (Wn) Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB OA,OB,OAB,
Note				al operations) on non-CPU SERs incur an			SA,SB,SAB

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
74	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
75	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,Z
76	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
77	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
78	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
79	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
80	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	5	None
81	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	5	None
82	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
83	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
84	ULNK	ULNK		Unlink Frame Pointer	1	1	SFA
85	XOR	XOR	f	f = f.XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
86	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

NOTES:

25.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

25.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

25.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

25.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

25.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

25.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

25.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

25.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

25.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

25.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

26.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the dsPIC33EPXXGS50X family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33EPXXGS50X family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	
Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 3.0V^{(3)}$	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(3)}$	-0.3V to +3.6V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	
Maximum current sunk/sourced by any 4x I/O pin	15 mA
Maximum current sunk/sourced by any 8x I/O pin	25 mA
Maximum current sunk by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those, or any other conditions above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.

26.1 DC Characteristics

TABLE 26-1: OPERATING MIPS vs. VOLTAGE

Characteristic	VDD Range	Temperature Range	Maximum MIPS
Characteristic	(in Volts)	(in °C)	dsPIC33EPXXGS50X Family
—	3.0V to 3.6V ⁽¹⁾	-40°C to +85°C	70
—	3.0V to 3.6V ⁽¹⁾	-40°C to +125°C	60

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, PGAs and comparators) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 26-13 for the minimum and maximum BOR values.

TABLE 26-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD \times (IDD - \Sigma IOH)$	PD	PINT + PI/O			W
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	A	W

TABLE 26-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 64-Pin TQFP 10x10x1 mm	θJA	49.0	_	°C/W	1
Package Thermal Resistance, 48-Pin TQFP 7x7x1.0 mm	θJA	TBD	_	°C/W	1
Package Thermal Resistance, 44-Pin QFN 8x8 mm	θJA	29.0	_	°C/W	1
Package Thermal Resistance, 44-Pin TQFP 10x10x1 mm	θJA	50.0	_	°C/W	1
Package Thermal Resistance, 28-Pin QFN-S 6x6x0.9 mm	θJA	30.0	_	°C/W	1
Package Thermal Resistance, 28-Pin UQFN 6x6x0.5 mm	θJA	26.0	—	°C/W	1
Package Thermal Resistance, 28-Pin SOIC 7.50 mm	θJA	70.0	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
Operati	Operating Voltage								
DC10	Vdd	Supply Voltage	3.0	_	3.6	V			
DC12	Vdr	RAM Retention Voltage	1.8	_	—	V	(Note 2)		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	—	_	Vss	V			
DC17	Svdd	VDD Rise Rate to Ensure Internal Power-on Reset Signal	1.0		_	V/ms	0V-3V in 3 ms		

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, PGAs and comparators) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 26-13 for the minimum and maximum BOR values.

2: This is the limit to which VDD may be lowered and the RAM contents will always be retained.

TABLE 26-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended									
Param No.	Symbol Characteristics Min Ivp Max Units Comments									
	CEFC External Filter Capacitor 4.7 10 — μF Capacitor must have a low series resistance (<1 ohm)									

Note 1: Typical VCAP Voltage = 1.8 volts when VDD \geq VDDMIN.

TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS				s: 3.0V to 3.6V ≤ TA ≤ +85°C for Indu ≤ TA ≤ +125°C for Ex			
Parameter No.	Тур.	Max.	Units	Conditions				
Operating Cur	rent (IDD) ⁽¹⁾							
DC20d	7	12	mA	-40°C				
DC20a	7	12	mA	+25°C	3.3∨	10 MIPS		
DC20b	7	12	mA	+85°C	3.3V	TO MIPS		
DC20c	7	12	mA	+125°C				
DC22d	11	19	mA	-40°C				
DC22a	11	19	mA	+25°C	3.3∨	20 MIPS		
DC22b	11	19	mA	+85°C	3.3V			
DC22c	11	19	mA	+125°C				
DC24d	19	30	mA	-40°C		40 MIPS		
DC24a	19	30	mA	+25°C	3.3∨			
DC24b	19	30	mA	+85°C	3.3V			
DC24c	19	30	mA	+125°C				
DC25d	26	41	mA	-40°C				
DC25a	26	41	mA	+25°C	3.3∨	60 MIPS		
DC25b	26	41	mA	+85°C	3.3V			
DC25c	26	41	mA	+125°C				
DC26d	30	46	mA	-40°C				
DC26a	30	46	mA	+25°C	3.3V	70 MIPS		
DC26b	30	46	mA	+85°C				
DC27d	51	81	mA	-40°C				
DC27a	51	81	mA	+25°C	3.3∨	70 MIPS		
DC27b	52	82	mA	+85°C	5.5 V	(Note 2)		
DC27c	53	83	mA	+125°C				

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (all defined PMDx bits are set)
- CPU is executing while (1) statement
- · JTAG is disabled
- **2:** For this specification, the following test conditions apply:
 - APLL clock is enabled
 - All 5 PWMs enabled and operating at maximum speed (PTCON2<2:0> = 000), PTPER = 1000h, 50% duty cycle
 - All other peripherals are disabled (corresponding PMDx bits are set)

....

DC CHARACTE	RISTICS		(unless oth		ns: 3.0V to 3.6V ≤ Ta ≤ +85°C for Ind ≤ Ta ≤ +125°C for E				
Parameter No.	Тур.	Max.	Units	Conditions					
Idle Current (IID	0LE) ⁽¹⁾								
DC40d	2	4	mA	-40°C					
DC40a	2	4	mA	+25°C	3.3V	10 MIPS			
DC40b	2	4	mA	+85°C	3.3V	10 10115			
DC40c	2	4	mA	+125°C					
DC42d	3	6	mA	-40°C					
DC42a	3	6	mA	+25°C	3.3V	20 MIPS			
DC42b	3	6	mA	+85°C		20 1011 3			
DC42c	3	6	mA	+125°C					
DC44d	6	12	mA	-40°C		40 MIPS			
DC44a	6	12	mA	+25°C	3.3V				
DC44b	6	12	mA	+85°C	3.3V	40 MIFS			
DC44c	6	12	mA	+125°C					
DC45d	8	15	mA	-40°C					
DC45a	8	15	mA	+25°C	3.3V	60 MIPS			
DC45b	8	15	mA	+85°C	3.3V	OU IVIIPS			
DC45c	8	15	mA	+125°C]				
DC46d	10	20	mA	-40°C					
DC46a	10	20	mA	+25°C	3.3V	70 MIPS			
DC46b	10	20	mA	+85°C]				

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating or being clocked (all defined PMDx bits are set)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

TABLE 26-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Parameter No.	Тур.	Max.	Units	Cond	litions		
Power-Down	Current (IPD) ⁽¹⁾						
DC60d	12	100	μA	-40°C			
DC60a	18	100	μA	+25°C	2.21/		
DC60b	130	400	μA	+85°C +125°C			
DC60c	500	1100	μA				

Note 1: IPD (Sleep) current is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all set)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

TABLE 26-9: DC CHARACTERISTICS: WATCHDOG TIMER DELTA CURRENT (\(\alphi\)WDT)⁽¹⁾

DC CHARACTER	RISTICS		(unless otherv	perature $-40^{\circ}C \le TA \le +8$				
Parameter No.	Тур.	Max.	Units Conditions					
DC61d	13	50	μΑ	-40°C				
DC61a	19	80	μΑ	+25°C	2.21/			
DC61b	12	—	μA	+85°C 3.3V				
DC61c	13	—	μA	+125°C				

Note 1: The \triangle IWDT current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. All parameters are characterized but not tested during manufacturing.

DC CHARACTER	(unless oth	$\begin{array}{l} \mbox{ndard Operating Conditions: 3.0V to 3.6V} \\ \mbox{less otherwise stated)} \\ \mbox{erating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Тур.	Doze Ratio	Units		Conditions			
Doze Current (IDOZE) ⁽¹⁾								
DC73a ⁽²⁾	20	40	1:2	mA	-40°C	3.3V	Fosc = 140 MHz	
DC73g	9	20	1:128	mA	-40 C		FUSC - 140 MITZ	
DC70a ⁽²⁾	20	40	1:2	mA	+25°C	3.3V	Fosc = 140 MHz	
DC70g	9	20	1:128	mA	+25 C	3.3V	FUSC - 140 MITZ	
DC71a ⁽²⁾	20	40	1:2	mA	+85°C	3.3V	5000 - 140 MHz	
DC71g	9	20	1:128	mA	+00 C	3.3V	Fosc = 140 MHz	
DC72a ⁽²⁾	20	40	1:2	mA	+125°C	2 21/	Fosc = 120 MHz	
DC72g	9	20	1:128	mA	+125 C	3.3V		

TABLE 26-10: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

• Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (all defined PMDx bits are set)
- CPU is executing while (1) statement
- · JTAG is disabled
- 2: These parameter are characterized but not tested in manufacturing.

TABLE 26-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHARACTERISTICS			(unless	d Operatir otherwise g tempera	stated) ture -40	°C ≤ TA :	0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Conditions	
	VIL	Input Low Voltage					
DI10		Any I/O Pin and MCLR	Vss	_	0.2 Vdd	V	
DI18		I/O Pins with SDAx, SCLx	Vss	—	0.3 VDD	V	SMBus disabled
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.8	V	SMBus enabled
	VIH	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.8 VDD	—	Vdd	V	
		I/O Pins 5V Tolerant and MCLR ⁽⁴⁾	0.8 Vdd	_	5.5	V	
		5V Tolerant I/O Pins with SDAx, SCLx ⁽⁴⁾	0.8 VDD	—	5.5	V	SMBus disabled
		5V Tolerant I/O Pins with SDAx, SCLx ⁽⁴⁾	2.1	—	5.5	V	SMBus enabled
		I/O Pins with SDAx, SCLx Not 5V Tolerant ⁽⁴⁾	0.8 VDD	_	Vdd	V	SMBus disabled
		I/O Pins with SDAx, SCLx Not 5V Tolerant ⁽⁴⁾	2.1	—	Vdd	V	SMBus enabled
DI30	ICNPU	Input Change Notification Pull-up Current	150	340	550	μA	VDD = 3.3V, VPIN = VSS
DI31	ICNPD	Input Change Notification Pull-Down Current ⁽⁵⁾	20	60	100	μΑ	VDD = 3.3V, VPIN = VDD

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 5: VIL Source < (Vss 0.3). Characterized but not tested.
- 6: VIH Source > (VDD + 0.3) for pins that are not 5V tolerant only.
- 7: Digital 5V tolerant pins do not have internal high-side diodes to VDD and cannot tolerate any "positive" input injection current.
- 8: Injection Currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			(unless	ndard Operating Conditions: 3.0V to 3.6V less otherwise stated) erating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions						
DI50	lıL	Input Leakage Current ^(2,3) I/O Pins 5V Tolerant ⁽⁴⁾	-1	_	+1	μA	$Vss \leq VPIN \leq VDD,$ pin at high-impedance		
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	-1	—	+1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ pin \ at \ high-impedance, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \end{array}$		
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	-1	—	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$		
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	-1	—	+1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ pin \ at \ high-impedance, \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \end{array}$		
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	-1	—	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$		
DI55		MCLR	-5	—	+5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
DI56		OSC1	-5	—	+5	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$		

TABLE 26-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

5: VIL Source < (Vss – 0.3). Characterized but not tested.

6: VIH Source > (VDD + 0.3) for pins that are not 5V tolerant only.

7: Digital 5V tolerant pins do not have internal high-side diodes to VDD and cannot tolerate any "positive" input injection current.

8: Injection Currents > | 0 | can affect the ADC results by approximately 4-6 counts.

9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CH	DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Тур. ⁽¹⁾	Max.	Units	Conditions				
DI60a	licl	Input Low Injection Current	0	_	₋₅ (5,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7			
DI60b	Іісн	Input High Injection Current	0		+5(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins ⁽⁷⁾			
DI60c ∑IICT Total Input Injection Current (sum of all I/O and control pins)		-20 ⁽⁹⁾		+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT				

TABLE 26-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 5: VIL Source < (Vss 0.3). Characterized but not tested.
- 6: VIH Source > (VDD + 0.3) for pins that are not 5V tolerant only.
- 7: Digital 5V tolerant pins do not have internal high-side diodes to VDD and cannot tolerate any "positive" input injection current.
- 8: Injection Currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Conditions			
DO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾			0.4	V	$V_{DD} = 3.3V$, $I_{OL} \le 6 \text{ mA}, -40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C},$ $I_{OL} \le 5 \text{ mA}, +85^{\circ}\text{C} < \text{TA} \le +125^{\circ}\text{C}$		
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	—	_	0.4	V	V_{DD} = 3.3V, IOL ≤ 12 mA, -40°C ≤ TA ≤ +85°C, IOL ≤ 8 mA, +85°C < TA ≤ +125°C		
DO20	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾	2.4	_	_	V	IOH ≥ -10 mA, VDD = 3.3V		
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4			V	IOH \ge -15 mA, VDD = 3.3V		
DO20A	Von1	Output High Voltage	1.5 ⁽¹⁾	_	_		$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$		
		4x Source Driver Pins ⁽²⁾	2.0 ⁽¹⁾	_	-	V	$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$		
			3.0 ⁽¹⁾	_	-		$IOH \ge -7 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$		
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5 ⁽¹⁾		_	V	$IOH \ge -22 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$		
			2.0 ⁽¹⁾	—	_		$IOH \ge -18 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$		
			3.0 ⁽¹⁾	—	_		IOH \geq -10 mA, VDD = 3.3V		

TABLE 26-12: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized but not tested.

2: Includes RA0-RA2, RB0-RB1, RB9-RB10, RC1-RC2, RC9-RC10, RC12 and RD7 pins.

3: Includes all I/O pins that are not 4x driver pins (see Note 2).

TABLE 26-13: ELECTRICAL CHARACTERISTICS: BOR

DC CHAR	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol Characteristic		Min. ⁽²⁾	Тур.	Max.	Units	Conditions		
BO10 VBOR BOR Event on VDD Transition High-to-Low		2.65	_	2.95	V	V _{DD} (Notes 2 and 3)			

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, PGAs and comparators) may have degraded performance.

2: Parameters are for design guidance only and are not tested in manufacturing.

3: The VBOR specification is relative to VDD.

DC CHA	DC CHARACTERISTICS				vise state	prditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Un		Units	Conditions		
		Program Flash Memory						
D130	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +125°C	
D131	Vpr	VDD for Read	3.0	—	3.6	V		
D132b	VPEW	VDD for Self-Timed Write	3.0	—	3.6	V		
D134	TRETD	Characteristic Retention	20	_	—	Year	Provided no other specifications are violated, -40°C to +125°C	
D135	IDDP	Supply Current during Programming ⁽²⁾	—	10	—	mA		
D136	IPEAK	Instantaneous Peak Current During Start-up	—	—	150	mA		
D137a	Тре	Page Erase Time	19.7	—	20.1	ms	TPE = 146893 FRC cycles, TA = +85°C (Note 3)	
D137b	TPE	Page Erase Time	19.5	—	20.3	ms	TPE = 146893 FRC cycles, TA = +125°C (Note 3)	
D138a	Tww	Word Write Cycle Time	46.5	—	47.3	μs	Tww = 346 FRC cycles, Ta = +85°C (Note 3)	
D138b	Tww	Word Write Cycle Time	46.0	—	47.9	μs	Tww = 346 FRC cycles, Ta = +125°C (Note 3)	
D139a	Trw	Row Write Time	667	—	679	μs	Trw = 4965 FRC cycles, Ta = +85°C (Note 3)	
D139b	Trw	Row Write Time	660	—	687	μs	Trw = 4965 FRC cycles, Ta = +125°C (Note 3)	

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: Parameter characterized but not tested in manufacturing.

3: Other conditions: FRC = 7.37 MHz, TUN<5:0> = 011111 (for Minimum), TUN<5:0> = 100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 26-20) and the value of the FRC Oscillator Tuning register (see Register 8-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".

26.2 AC Characteristics and Timing Parameters

This section defines the dsPIC33EPXXGS50X family AC characteristics and timing parameters.

TABLE 26-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
	Operating voltage VDD range as described in Section 26.1 "DC Characteristics".						

FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 26-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	Cio	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		_	400	pF	In I ² C mode

FIGURE 26-2: EXTERNAL CLOCK TIMING



АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symb	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions			
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	60	MHz	EC			
		Oscillator Crystal Frequency	3.5 10		10 40	MHz MHz	XT HS			
OS20	Tosc	Tosc = 1/Fosc	8.33	_	DC	ns	+125°C			
		Tosc = 1/Fosc	7.14	_	DC	ns	+85°C			
OS25	Тсү	Instruction Cycle Time ⁽²⁾	16.67	_	DC	ns	+125°C			
		Instruction Cycle Time ⁽²⁾	14.28	—	DC	ns	+85°C			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.45 x Tosc	—	0.55 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	-	—	20	ns	EC			
OS40	TckR	CLKO Rise Time ^(3,4)		5.2		ns				
OS41	TckF	CLKO Fall Time ^(3,4)	_	5.2	—	ns				
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	_	12	—	mA/V	HS, VDD = 3.3V, TA = +25°C			
			_	6	—	mA/V	XT, VDD = 3.3V, TA = +25°C			

TABLE 26-17: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Minimum" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Maximum" cycle time limit is "DC" (no clock) for all devices.

- **3:** Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: This parameter is characterized but not tested in manufacturing.

TABLE 26-18: PLL CLOCK TIMING SPECIFICATIONS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	aracteristic Min. Typ. ⁽¹⁾ Max. Units Conditio				Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8	—	8.0	MHz	ECPLL, XTPLL modes		
OS51	Fvco	On-Chip VCO System Frequency	120	—	340	MHz			
OS52 TLOCK PLL Start-up Time (Lock Time)		0.9	1.5	3.1	ms				
OS53	OS53 DCLK CLKO Stability (Jitter) ⁽²⁾			0.5	3	%			

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases, or communication clocks used by the application, use the following formula:

$$Effective Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Time Base or Communication Clock}}}$$

For example, if Fosc = 120 MHz and the SPIx bit rate = 10 MHz, the effective jitter is as follows:

Effective Jitter =
$$\frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

TABLE 26-19: AUXILIARY PLL CLOCK TIMING SPECIFICATIONS

АС СНА	RACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteris	Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS56	Fhpout	On-Chip 16x PLL CC Frequency	^O	112	118	120	MHz		
OS57	Fhpin	On-Chip 16x PLL Phase Detector Input Frequency		7.0	7.37	7.5	MHz		
OS58	Tsu	Frequency Generator Lock Time			—	10	μs		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

TABLE 26-20: INTERNAL FRC ACCURACY

АС СНА	RACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Characteristic	Min.	Тур.	Max.	Units	Conditio	ons			
Internal	FRC Accuracy @ FRC Fre	equency =	7.37 MHz	<mark>(1</mark>)						
F20a	FRC	-2	0.5	+2	%	$-40^\circ C \le T A \le -10^\circ C$	VDD = 3.0-3.6V			
		-0.9	0.5	+0.9	%	$-10^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			
F20b FRC -2 1 +2 % +85°C \leq TA \leq +125°C VDD = 3							VDD = 3.0-3.6V			

Note 1: Frequency is calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.

TABLE 26-21: INTERNAL LPRC ACCURACY

AC CH	ARACTERISTICS		$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No. Characteristic		Min.	Тур.	Max.	Units	Conditio	ons				
LPRC (@ 32.768 kHz ⁽¹⁾										
F21a	LPRC	-30	_	+30	%	$-40^\circ C \le T A \le -10^\circ C$	VDD = 3.0-3.6V				
		-20	_	+20	%	$-10^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V				
F21b	LPRC	-30	—	+30	%	$+85^{\circ}C \leq TA \leq +125^{\circ}C$	VDD = 3.0-3.6V				

Note 1: This is the change of the LPRC frequency as VDD changes.






TABLE 26-22: I/O TIMING REQUIREMENTS

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Min. Typ. ⁽¹⁾ Max. Units Condition			Conditions	
DO31	TIOR	Port Output Rise Time	_	5	10	ns		
DO32	TIOF	Port Output Fall Time	_	5	10	ns		
DI35	TINP	INTx Pin High or Low Time (input)	20	_		ns		
DI40	Trbp	CNx High or Low Time (input)	2		_	Тсү		

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

FIGURE 26-4: BOR AND MASTER CLEAR RESET TIMING CHARACTERISTICS





TABLE 26-23:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SY00	Tpu	Power-up Period		400	600	μS			
SY10	Tost	Oscillator Start-up Time	_	1024 Tosc			Tosc = OSC1 period		
SY12	Twdt	Watchdog Timer Time-out Period	0.81	_	1.22	ms	WDTPRE = 0, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 26-21) at +85°C		
			3.25		4.88	ms	WDTPRE = 1, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 26-21) at +85°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS			
SY20	TMCLR	MCLR Pulse Width (low)	2	_	—	μS			
SY30	TBOR	BOR Pulse Width (low)	1	_		μS			
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μS	-40°C to +85°C		
SY36	Tvreg	Voltage Regulator Standby-to-Active mode Transition Time	—	_	30	μS			
SY37	Toscdfrc	FRC Oscillator Start-up Delay	—	48	_	μS			
SY38	Toscdlprc	LPRC Oscillator Start-up Delay	—	—	70	μS			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.



АС СН	ARACTERIS	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽²⁾		Min.	Тур.	Max.	Units	Conditions	
TA10	ТтхН	T1CK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = Prescale Value (1, 8, 64, 256)	
			Asynchronous	35	_	_	ns		
TA11	ΤτxL	T1CK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = Prescale Value (1, 8, 64, 256)	
			Asynchronous	10	_	—	ns		
TA15	ΤτχΡ	T1CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	—	ns	N = Prescale Value (1, 8, 64, 256)	
OS60	Ft1	T1CK Oscillator Input Frequency Range (oscillator enabled by setting bit, TCS (T1CON<1>))		DC	_	50	kHz		
TA20	TCKEXTMRL	Delay from External T1CK Clock Edge to Timer Increment		0.75 Tcy + 40		1.75 Tcy + 40	ns		

Note 1: Timer1 is a Type A timer.

2: These parameters are characterized but not tested in manufacturing.

TABLE 26-25: TIMER2 AND TIMER4 (TYPE B TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾		Min.	Тур.	Max.	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TB15, N = Prescale Value (1, 8, 64, 256)	
TB11	TtxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TB15, N = Prescale Value (1, 8, 64, 256)	
TB15	TtxP	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	_	ns	N = Prescale Value (1, 8, 64, 256)	
TB20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		0.75 Tcy + 40		1.75 Tcy + 40	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 26-26: TIMER3 AND TIMER5 (TYPE C TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charac	teristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchronous	Tcy + 20			ns	Must also meet Parameter TC15	
TC11	TtxL	TxCK Low Time	Synchronous	Tcy + 20	_	—	ns	Must also meet Parameter TC15	
TC15	TtxP	TxCK Input Period	Synchronous with Prescaler	2 Tcy + 40	_	—	ns	N = Prescale Value (1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		0.75 Tcy + 40	_	1.75 Tcy + 40	ns		

Note 1: These parameters are characterized but not tested in manufacturing.




TABLE 26-27: INPUT CAPTURE x MODULE TIMING REQUIREMENTS

			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param. No. Symbol Characteristics ⁽¹⁾			Min.	Max.	Units	Con	ditions		
IC10	TccL	ICx Input Low Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	_	ns	Must also meet Parameter IC15			
IC11	ТссН	ICx Input High Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	_	ns	Must also meet Parameter IC15	N = Prescale Value (1, 4, 16)		
IC15	TCCP	ICx Input Period	Greater of: 25 + 50 or (1 Tcy/N) + 50	—	ns				

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 26-7: OUTPUT COMPARE x MODULE (OCx) TIMING CHARACTERISTICS




TABLE 26-28: OUTPUT COMPARE x MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
OC10	TccF	OCx Output Fall Time	_	_	_	ns	See Parameter DO32		
OC11	TccR	OCx Output Rise Time	_	—	—	ns	See Parameter DO31		

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 26-8: OCx/PWMx MODULE TIMING CHARACTERISTICS




TABLE 26-29: OCx/PWMx MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions	
OC15	TFD	Fault Input to PWMx I/O Change	_	_	Tcy + 20	ns		
OC20	TFLT	Fault Input Pulse Width	Tcy + 20	_	—	ns		

Note 1: These parameters are characterized but not tested in manufacturing.




FIGURE 26-10: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS




TABLE 26-30: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions						
MP10	TFPWM	PWMx Output Fall Time	—		—	ns	See Parameter DO32		
MP11	TRPWM	PWMx Output Rise Time	—	_	_	ns	See Parameter DO31		
MP20	Tfd	Fault Input ↓ to PWMx I/O Change	— — 15 ns						
MP30	Tfh	Fault Input Pulse Width	15	—	—	ns			

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 26-31: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARAG	CTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP			
15 MHz	Table 26-31		_	0,1	0,1	0,1			
9 MHz	—	Table 26-32	—	1	0,1	1			
9 MHz	—	Table 26-33	—	0	0,1	1			
15 MHz	—	—	Table 26-34	1	0	0			
11 MHz	—	—	Table 26-35	1	1	0			
15 MHz	_	_	Table 26-36	0	1	0			
11 MHz	_	_	Table 26-37	0	0	0			

FIGURE 26-11: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS




FIGURE 26-12: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS




TABLE 26-32: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

АС СНА	RACTERIST	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.SymbolCharacteristicMin.Typ.Max.UnitsControl							
SP10	FscP	Maximum SCKx Frequency	—		15	MHz	(Note 3)
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP21	TscR	SCKx Output Rise Time	-	-	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 26-13: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS




TABLE 26-33:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

АС СН	ARACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic ⁽¹⁾	c ⁽¹⁾ Min. Typ. ⁽²⁾ Max. Units Condition							
SP10	FscP	Maximum SCKx Frequency	_	_	9	MHz	(Note 3)			
SP20	TscF	SCKx Output Fall Time	_	_	_	ns	See Parameter DO32 (Note 4)			
SP21	TscR	SCKx Output Rise Time	_	_	_	ns	See Parameter DO31 (Note 4)			
SP30	TdoF	SDOx Data Output Fall Time	_	—		ns	See Parameter DO32 (Note 4)			
SP31	TdoR	SDOx Data Output Rise Time	_	_		ns	See Parameter DO31 (Note 4)			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	_	6	20	ns				
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns				
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns				
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 26-14: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS




TABLE 26-34:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

АС СНА	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
SP10	FscP	Maximum SCKx Frequency		—	9	MHz	-40°C to +125°C (Note 3)		
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)		
SP21	TscR	SCKx Output Rise Time	_	—	—	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDOx Data Output Fall Time	_	—	—	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDOx Data Output Rise Time	_	-	—	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	_	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns			

Note 1: These parameters are characterized but not tested in manufacturing.

- **2:** Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.






TABLE 26-35:SPix SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCKx Input Frequency	_	—	Lesser of: FP or 15	MHz	(Note 3)	
SP72	TscF	SCKx Input Fall Time	—	_		ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCKx Input Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx \downarrow Input	120	—	—	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	(Note 4)	
SP52	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	—	_	ns	(Note 4)	
SP60	TssL2doV	SDOx Data Output Valid After SSx Edge	—	—	50	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.






TABLE 26-36:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCKx Input Frequency	_	—	Lesser of: FP or 11	MHz	(Note 3)	
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCKx Input Rise Time	_	—		ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	_	_		ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	_	_		ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \uparrow or SCKx \downarrow Input	120	—	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)	
SP52	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	—	_	ns	(Note 4)	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.






TABLE 26-37:SPix SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА		TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCKx Input Frequency	_	_	15	MHz	(Note 3)	
SP72	TscF	SCKx Input Fall Time	—	—		ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	—	_		ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	—	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)	
SP52	TscH2ssH, TscL2ssH	SSx ↑ After SCKx Edge	1.5 TCY + 40	—	_	ns	(Note 4)	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.






TABLE 26-38:SPix SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS


АС СНА		rics	$\begin{array}{l} \mbox{Standard Operating Conditions: } 3.0V \ to \ 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \ for \ Industrial \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \ for \ Extended \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCKx Input Frequency	—	—	11	MHz	(Note 3)	
SP72	TscF	SCKx Input Fall Time	—	_		ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCKx Input Rise Time	—	_		ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	—	—		ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	—	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	(Note 4)	
SP52	TscH2ssH, TscL2ssH	SSx ↑ After SCKx Edge	1.5 Tcy + 40	—	_	ns	(Note 4)	

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.







АС СНА	RACTER	ISTICS		Standard Operatin (unless otherwise Operating tempera	stated) iture -40)°C ≤ Ta ≤	PV to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characte	eristic ⁽⁴⁾	Min. ⁽¹⁾	Max.	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)		μS	
			400 kHz mode	Tcy/2 (BRG + 2)		μS	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)		μS	
			400 kHz mode	Tcy/2 (BRG + 2)	—	μS	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	_	100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	_	300	ns	
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode ⁽²⁾	40	—	ns	
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μS	
		Hold Time	400 kHz mode	0	0.9	μS	
			1 MHz mode ⁽²⁾	0.2	_	μS	
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)	—	μS	Only relevant for
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	_	μS	Repeated Start
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μS	condition
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μS	After this period, the
		Hold Time	400 kHz mode	Tcy/2 (BRG +2)		μS	first clock pulse is
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS	generated
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μS	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)		μS	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS	
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)		μS	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 2)	—	μS	-
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS	
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	
		from Clock	400 kHz mode	_	1000	ns	
			1 MHz mode ⁽²⁾	_	400	ns	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be
			400 kHz mode	1.3	—	μs	free before a new
			1 MHz mode ⁽²⁾	0.5	—	μs	transmission can start
IM50	Св	Bus Capacitive L	oading	_	400	pF	
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	(Note 3)

TABLE 26-39: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I^2C Baud Rate Generator.

2: Maximum Pin Capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).


3: Typical value for this parameter is 130 ns.

4: These parameters are characterized but not tested in manufacturing.

FIGURE 26-21: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)







	RACTERI	STICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
		51105		Operating tem	perature	$C \le TA \le +85^{\circ}C$ for Industrial $C \le TA \le +125^{\circ}C$ for Extended			
Param No.	Symbol	Characte	eristic ⁽³⁾	Min.	Max.	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS			
			400 kHz mode	1.3		μS			
			1 MHz mode ⁽¹⁾	0.5	—	μS			
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	-	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5	_	μS			
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	300	ns			
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns			
		Setup Time	400 kHz mode	100		ns			
			1 MHz mode ⁽¹⁾	100		ns			
IS26	THD:DAT	Data Input	100 kHz mode	0		μS			
		Hold Time	400 kHz mode	0	0.9	μS			
			1 MHz mode ⁽¹⁾	0	0.3	μS			
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μS	Only relevant for Repeated		
		Setup Time	400 kHz mode	0.6		μS	Start condition		
			1 MHz mode ⁽¹⁾	0.25		μS			
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first		
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated		
			1 MHz mode ⁽¹⁾	0.25		μS			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS			
		Setup Time	400 kHz mode	0.6		μS			
			1 MHz mode ⁽¹⁾	0.6		μS			
IS34	THD:STO	Stop Condition	100 kHz mode	4	—	μS			
		Hold Time	400 kHz mode	0.6		μS			
			1 MHz mode ⁽¹⁾	0.25		μS			
IS40	TAA:SCL	Output Valid from	100 kHz mode	0	3500	ns			
		Clock	400 kHz mode	0	1000	ns	1		
			1 MHz mode ⁽¹⁾	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free		
			400 kHz mode	1.3	—	μS	before a new transmission		
			1 MHz mode ⁽¹⁾	0.5		μS	can start		
IS50	Св	Bus Capacitive Lo		—	400	pF			
IS51	Tpgd	Pulse Gobbler Del	-	65	390	ns	(Note 2)		

TABLE 26-40: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum Pin Capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: Typical value for this parameter is 130 ns.

3: These parameters are characterized but not tested in manufacturing.

FIGURE 26-23: UARTX MODULE I/O TIMING CHARACTERISTICS




TABLE 26-41: UARTX MODULE I/O TIMING REQUIREMENTS

				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No. Symbol Characteristic ⁽¹⁾			Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
UA10	TUABAUD	UARTx Baud Time	66.67		_	ns			
UA11	FBAUD	UARTx Baud Frequency	_		15	Mbps			
UA20	TCWF	Start Bit Pulse Width to Trigger UARTx Wake-up	500	_		ns			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 26-42: ANALOG CURRENT SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditions				Conditions
AVD01	IDD	Analog Modules Current Consumption	_	9	_	mA	Characterized data with the following modules enabled: APLL, 5 ADC Cores, 2 PGAs and 4 Analog Comparators

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 26-43: ADC MODULE SPECIFICATIONS

		STICS	Standard Op (unless othe	rwise stat	ed) ⁽⁵⁾			
		5105	Operating ter	nperature		$^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
			Device	Supply				
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 3.0	_	Lesser of: VDD + 0.3 or 3.6	V		
AD02	AVss	Module Vss Supply	Vss	—	Vss + 0.3	V		
			Reference	e Inputs				
AD06	Vrefl	Reference Voltage Low	—	AVss	—	V	(Note 1)	
AD07	Vref	Absolute Reference Voltage (VREFH – VREFL)	2.7	—	AVdd	V	(Note 3)	
AD08	IREF	Reference Input Current	—	5	10	μA	ADC operating or in standby	
			Analog	g Input				
AD12	VINH-VINL	Full-Scale Input Span	AVss	_	AVdd	V		
AD14	VIN	Absolute Input Voltage	AVss - 0.3	—	AVDD + 0.3	V		
AD17	RIN	Recommended Impedance of Analog Voltage Source	_	100	_	Ω	For minimum sampling time (Note 1)	
AD66	Vbg	Internal Voltage Reference Source	—	1.2	—	V		
		ADC Ac	curacy: Pseu	do-Differe	ential Input			
AD20a	Nr	Resolution		12		bits		
AD21a	INL	Integral Nonlinearity	> -3	_	< 3	LSb	AVss = 0V, AVDD = 3.3V	
AD22a	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	AVss = 0V, AVDD = 3.3V (Note 2)	
AD23a	Gerr	Gain Error (Dedicated Core)	> 5	13	< 20	LSb	AVss = 0V, AVDD = 3.3V	
		Gain Error (Shared Core)	> -1	5	< 10	LSb		
AD24a	EOFF	Offset Error (Dedicated Core)	> 2	7	< 12	LSb	AVss = 0V, AVDD = 3.3V	
		Offset Error (Shared Core)	> -2	3	< 8	LSb		
AD25a	_	Monotonicity	_	_	_	_	Guaranteed	

Note 1: These parameters are not characterized or tested in manufacturing.

2: No missing codes, limits based on characterization results.

3: These parameters are characterized but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

5: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is ensured, but not characterized.

TABLE 26-43: ADC MODULE SPECIFICATIONS (CONTINUED)

AC CHA		STICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) ⁽⁵⁾							
			Operating te	$\begin{array}{ll} \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions			
		ADC	Accuracy: S	ingle-Ende	d Input	-	·			
AD20b	Nr	Resolution		12		bits				
AD21b	INL	Integral Nonlinearity	> -3	_	< 3	LSb	AVss = 0V, AVDD = 3.3V			
AD22b	DNL	Differential Nonlinearity	> -1	—	< 1.5	LSb	AVss = 0V, AVdd = 3.3V (Note 2)			
AD23b	Gerr	Gain Error (Dedicated Core)	> 5	13	< 20	LSb	AVss = 0V, AVdd = 3.3V			
		Gain Error (Shared Core)	> -1	5	< 10	LSb				
AD24b	Eoff	Offset Error (Dedicated Core)	> 2	10	< 18	LSb	AVss = 0V, AVdd = 3.3V			
		Offset Error (Shared Core)	> 2	8	< 15	LSb				
AD25b		Monotonicity	_	_	_	_	Guaranteed			
	Dynamic Performance									
AD31b	SINAD	Signal-to-Noise and Distortion	63	—	> 65	dB	(Notes 3, 4)			
AD34b	ENOB	Effective Number of Bits	10.3	—	_	bits	(Notes 3, 4)			

Note 1: These parameters are not characterized or tested in manufacturing.

2: No missing codes, limits based on characterization results.

3: These parameters are characterized but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

5: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is ensured, but not characterized.

AC CHARACTERISTICS(2)Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)(2) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					$C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristics	Min.	Typ. ⁽¹⁾	Max.	ax. Units Conditions			
				Clo	ck Para	meters			
AD50	Tad	ADC Clock Period	14.28	_	_	ns			
				Thr	oughpu	ut Rate			
AD51	Ftp	SH0-SH3	_	_	3.25		70 MHz ADC clock, 12 bits, no pending		
		SH4	—	—	3.25	Msps	conversion at time of trigger		

TABLE 26-44: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is ensured, but not characterized.

TABLE 26-45: HIGH-SPEED ANALOG COMPARATOR MODULE SPECIFICATIONS

AC/DC	CHARACI	reristics ⁽²⁾	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Comments					
CM10	VIOFF	Input Offset Voltage	—	±5	—	mV		
CM11	VICM	Input Common-Mode Voltage Range ⁽¹⁾	0	—	AVdd	V		
CM13	CMRR	Common-Mode Rejection Ratio	60	—	—	dB		
CM14	TRESP	Large Signal Response		15	_	ns	V+ input step of 100 mV while V- input is held at AVDD/2. Delay measured from analog input pin to PWMx output pin.	
CM15	VHYST	Input Hysteresis	5 10 20 mV Depends on HYSSEL<1:0>					
CM16	TON	Comparator Enabled to Valid Output	_	—	1	μs		

Note 1: These parameters are for design guidance only and are not tested in manufacturing.

2: The comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

TABLE 26-46: DACx MODULE SPECIFICATIONS

AC/DC	AC/DC CHARACTERISTICS ⁽²⁾			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур.	Comments				
DA01	EXTREF	External Voltage Reference ⁽¹⁾	0	_	AVdd	V			
DA02	CVRES	Resolution		12		bits			
DA03	INL	Integral Nonlinearity Error	-16	-12	0	LSB			
DA04	DNL	Differential Nonlinearity Error	-1.8	±1	1.8	LSB			
DA05	EOFF	Offset Error	-8	3	15	LSB			
DA06	EG	Gain Error	-1.2	-0.5	0	%			
DA07	TSET	Settling Time ⁽¹⁾	700			ns	Output with 2% of desired output voltage with a 10-90% or 90-10% step		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: The DACx module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

DC CH	ARACTER	ISTICS ⁽¹⁾	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Comments		
DA11	RLOAD	Resistive Output Load Impedance	10K		_	Ohm			
DA11a	CLOAD	Output Load Capacitance	—		35	pF	Including output pin capacitance		
DA12	Ιουτ	Output Current Drive Strength	—	300	—	μA	Sink and source		
DA13	VRANGE	Output Drive Voltage Range at Current Drive of 300 µA	AVss + 250 mV	_	AVDD – 900 mV	V			
DA14	VLRANGE	Output Drive Voltage Range at Reduced Current Drive of 50 µA	AVss + 50 mV	_	AVDD – 500 mV	V			
DA15	IDD	Current Consumed when Module is Enabled	—		1.3 x IOUT	μΑ	Module will always consume this current, even if no load is connected to the output		
DA30	VOFFSET	Input Offset Voltage		±5		mV			

TABLE 26-47: DACX OUTPUT (DACOUTX PIN) SPECIFICATIONS

Note 1: The DACx module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

AC/DC	CHARAC	TERISTICS ⁽¹⁾		$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteris	tic	Min.	Тур.	Max.	Units	Comments		
PA01	Vin	Input Voltage Rang	е	AVss - 0.3	-	AVDD + 0.3	V			
PA02	Vсм	Common-Mode Inp Voltage Range	ut	AVss	_	AVDD - 1.6	V			
PA03	Vos	Input Offset Voltage	9	-10	_	10	mV			
PA04	Vos	Input Offset Voltage with Temperature	e Drift	—	±15	_	µV/∘C			
PA05	Rin+	Input Impedance of Positive Input		_	>1M 7 pF	—	Ω pF			
PA06	Rin-	Input Impedance of Negative Input		—	10K 7 pF	—	Ω pF			
PA07	Gerr	Gain Error		-2	_	2	%	Gain = 4x, 8x		
				-3	_	3	%	Gain = 16x		
				-4	_	4	%	Gain = 32x, 64x		
PA08	Lerr	Gain Nonlinearity E	rror	_	_	0.5	%	% of full scale, Gain = 16x		
PA09	IDD	Current Consumpti	on	_	2.0	—	mA	Module is enabled with a 2-volt P-P output voltage swing		
PA10a	BW	Small Signal	G = 4x	_	10	—	MHz			
PA10b		Bandwidth (-3 dB)	G = 8x	_	5	_	MHz			
PA10c			G = 16x	_	2.5	—	MHz			
PA10d			G = 32x		1.25	—	MHz			
PA10e			G = 64x	_	0.625	_	MHz			
PA11	OST	Output Settling Time to 1% of Final Value		—	0.4	—	μs	Gain = 16x, 100 mV input step change		
PA12	SR	Output Slew Rate			40		V/µs	Gain = 16x		
PA13	TGSEL	Gain Selection Tim	e	_	1	—	μs			
PA14	TON	Module Turn On/Set	tting Time	_	_	10	μs			

TABLE 26-48: PGAx MODULE SPECIFICATIONS

Note 1: The PGAx module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

TABLE 26-49: CONSTANT-CURRENT SOURCE SPECIFICATIONS

DC CHARACTERISTICS ⁽¹⁾				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$			
Param No.	Symbol	Characteristic	Min.	Typ. Max. Units Conditions			
CC01	IDD	Current Consumption	_	30	—	μA	
CC02	IREG	Regulation of Current with Voltage On		±3	—	%	
CC03	Ιουτ	Current Output at Terminal	-	10	—	μA	

Note 1: The constant-current source module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

NOTES:

27.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.





FIGURE 27-2: VOH – 8x DRIVER PINS







FIGURE 27-4: Vol – 8x DRIVER PINS





DS70005127C-page 349




1:128

70







NOTES:

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SOIC (.300")






28-Lead UQFN (6x6x0.55 mm)



28-Lead QFN-S (6x6x0.9 mm)






Example




Legen	d: XXX Y YY WW NNN	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

28.1 Package Marking Information (Continued)

44-Lead TQFP (10x10x1 mm)




44-Lead QFN (8x8 mm)



48-Lead TQFP (7x7x1.0 mm)



64-Lead TQFP (10x10x1 mm)



Example







Example




Example



28.2 Package Details

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW A-A

Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	е		1.27 BSC			
Overall Height	A	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D	17.90 BSC				
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1		1.40 REF			
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.18	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units				
Dimension	Dimension Limits			MAX	
Contact Pitch	E 1.27 BSC				
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	Х			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (2N) - 6x6x0.55 mm Body [UQFN] With 4.65x4.65 mm Exposed Pad


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-385A Sheet 1 of 2

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (2N) - 6x6x0.55 mm Body [UQFN] With 4.65x4.65 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Terminals	Ν	28			
Pitch	е	0.65 BSC			
Overall Height	А	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.127 REF			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	4.55	4.65	4.75	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	4.55	4.65	4.75	
Exposed Pad Corner Chamfer	Р	-	0.35	-	
Terminal Width	b	0.25	0.30	0.35	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-385A Sheet 2 of 2

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (2N) - 6x6x0.55 mm Body [UQFN] With 4.65x4.65 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	X2			4.75
Optional Center Pad Length	Y2			4.75
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.35
Contact Pad Length (X28)	Y1			0.80
Contact Pad to Pad (X28)	G1	0.20		
Contact Pad to Center Pad (X28)	G2	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2385A

Note: Corner anchor pads are not connected internally and are designed as mechanical features when the package is soldered to the PCB.

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	1	MILLIMETER	S
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	-
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	ETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-076C Sheet 1 of 2

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	IILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Number of Leads	Ν		44	
Lead Pitch	е		0.80 BSC	
Overall Height	Α	-	-	1.20
Standoff	A1	0.05	-	0.15
Molded Package Thickness	A2	0.95	1.00	1.05
Overall Width	E	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Length	D1		10.00 BSC	
Lead Width	b	0.30	0.37	0.45
Lead Thickness	С	0.09	-	0.20
Lead Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	θ	0°	3.5°	7°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exact shape of each corner is optional.

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076C Sheet 2 of 2

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

		-		
	Units	N N	ILLI METER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-103C Sheet 1 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	nits MILLIMETERS		S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.25	6.45	6.60
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.25	6.45	6.60
Terminal Width	b	0.20	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETER	S
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			6.60
Optional Center Pad Length	T2			6.60
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP] With Exposed Pad


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-183A Sheet 1 of 2

48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP] With Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





SECTION A-A

	Units	N	ILLIMETER:	S
Dimension	Limits	MIN	NOM	MAX
Number of Leads	N		48	
Lead Pitch	е		0.50 BSC	
Overall Height	Α	-	-	1.20
Standoff	A1	0.05	-	0.15
Molded Package Thickness	A2	0.95	1.00	1.05
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	¢	0°	3.5°	7°
Overall Width	E	9.00 BSC		
Overall Length	D		9.00 BSC	
Molded Package Width	E1		7.00 BSC	
Molded Package Length	D1		7.00 BSC	
Exposed Pad Width	E2		3.50 BSC	
Exposed Pad Length	D2	3.50 BSC		
Lead Thickness	С	0.09	-	0.16
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-183A Sheet 2 of 2

48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP] With Thermal Tab

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	Ν	MILLIMETER	S
Dimensi	on Limits	MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Tab Width	X2		3.50	
Optional Center Tab Length	Y2		3.50	
Contact Pad Spacing	C1		8.40	
Contact Pad Spacing	C2		8.40	
Contact Pad Width (X48)	X1			0.30
Contact Pad Length (X48)	Y1			1.50

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2183A

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




TOP VIEW



Microchip Technology Drawing C04-085C Sheet 1 of 2

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL 1

	Units	Units MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Leads	N		64	
Lead Pitch	е		0.50 BSC	
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	¢	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085C Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (June 2013)

This is the initial released version of the document.

Revision B (May 2015)

Adds dsPIC33EPXXGS505 (48-pin) devices to the document:

- Amends the table on page 2 to add the three new devices of this group
- Adds the 48-pin TQFP pin diagram on page 7
- Amends Table 26-3 to include thermal packaging characteristics for 48-pin packages
- Updates Section 28.1 "Package Marking Information" to include package marking details for 48-pin TQFP devices
- Updates Section 28.2 "Package Details" to include Microchip Drawings C04-183A and C04-2183A (7x7x1.0 mm 48-lead TQFP)

Changes all references to Dual Boot Flash Program Memory throughout the text to "Dual Partition Flash Program Memory". In addition, all accompanying references to "panels" and "Boot modes" are changed to "partitions" and "Partition modes". This includes, but is not limited, to:

- Section 4.1 "Program Address Space"
- Section 5.4 "Dual Partition Flash Configuration", and Register 5-1
- Section 23.10 "Code Protection and CodeGuard™ Security", and Table 23-2

Replaces the high-speed pipeline A/D Converter present in pre-production samples with a high-speed, multiple SAR A/D Converter in production devices:

- Replaces Section 19.0 "High-Speed, 12-Bit Analog-to-Digital Converter (ADC)" with an entirely new section of the same title, replacing all previous figures and registers
- Updates the summary bullet points under "High-Speed ADC Module" on Page 1 to reflect the feature set of the new module
- Updates Table 4-3 and Table 7-1 to reflect the new module's interrupt structure
- Replaces Table 4-16 with a new register map
- Removes Table 4-16 ("ADC Calibration Register Map"); subsequent tables are renumbered accordingly
- Updates Section 23.2 "Device Calibration and Identification" and Table 23-3 to remove the ADCAL registers from the Calibration register table
- Removes all references to the internal temperature sensor, including Table 26-44 (Temperature Sensor Specifications) and Figure 27-11 (Typical Temperature Sensor Voltage vs. Current)

Changes the ESR specification of the VCAP filter capacitor from < 4Ω to < $0.5\Omega.$

Removes the internal voltage reference in all occurrences. For analog modules, the internal band gap reference is substituted as a replacement source.

Changes the following register names in all occurrences throughout the text:

- "CMPCONx" to "CMPxCON"
- "CMPDACx" to "CMPxDAC"
- "I2CxCON1" to "I2CxCONL"
- "I2CxCON2" to "I2CxCONH"

Updates the text of **Section 5.4.2 "Dual Partition Modes"** to change "Untrusted Dual Panel mode" to "Privileged Dual Partition mode" and clarifies the mode's code security features.

Changes the BSS2 Configuration bit to "BSEN" throughout the text.

Replaces **Section 23.3 "User OTP Memory**" with new text to describe the 64-word User OTP Memory space; also removes Table 23-4.

Amends Table 24-2 with a footnote indicating an increase of instruction execution cycles for most instructions under certain conditions.

Updates the following tables in **Section 26.0 "Electrical Characteristics"** (in addition to changes previously noted):

- Table 26-4, with new specification DC12 (and accompanying footnote)
- Table 26-6, with updated Typical and new Maximum data throughout, and the addition of Parameter DC27 (with accompanying footnote)
- Table 26-7, Table 26-8 and Table 26-10 with updated Typical and Maximum data throughout
- Table 26-9 with updated Typical and Maximum data for Parameters DC61a and DC61b
- Footnotes 6 and 7 of Table 26-11 to clarify the behavior of 5V tolerant pins
- The "ADC Accuracy" specifications of Table 26-43
- Table 26-45 (Table 26-45 in Revision A) with updated specifications for Parameter CM15
- Table 26-46 (Table 26-46 in Revision A) with updated specifications for Parameters DA03 through DA06

Clarifies the text of Footnotes 6 and 7 in Table 26-11 (I/O Pin Input Specifications).

Removes the "Reference Inputs" specifications from Table 26-43 in their entirety.

Replaces Figure 27-5 through Figure 27-10 with new characterization graphs to reflect the most current data and removes "TBD" watermarks.

Updates **Section 28.1 "Package Marking Information**" to reflect the removal of redundant temperature and package code information from all package markings; this is in addition to the new 48-pin package markings previously described.

Other minor typographic corrections throughout the document.

Revision C (October 2015)

Updates Note 2 in Table 1-1.

Updates Figure 2-5.

Inserts new Section 4.2 "Unique Device Identifier (UDID)" and adds Table 4-1. Subsequent tables were renumbered accordingly. Updates Table 4-3 (which was Table 4-2), Table 4-5 (which was Table 4-4), Table 4-10 (which was Table 4-9), Table 4-11 (which was Table 4-10), Table 4-21 (which was Table 4-20), Table 4-32 (which was Table 4-31), Table 4-36 (which was Table 4-35) and Table 4-37 (which was Table 4-36). Updates Section 4.8.1 "Bit-Reversed Addressing Implementation" (which was Section 4.7.1).

Updates Register 9-1.

Updates Figure 12-2 and Register 12-2.

Updates Register 13-1.

Updates Note 1 in Section 14.0 "Output Compare".

Updates Register 15-1, Register 15-6, Register 15-20 and Register 15-22.

Updates Figure 17-1.

Updates Register 18-2.

Updates Figure 19-2 and Figure 19-3. Updates Register 19-1, Register 19-2, Register 19-3, Register 19-4, Register 19-26 and Register 19-33. Adds Register 19-27.

Updates Figure 21-2.

Updates Section 23.6.2 "Sleep and Idle Modes".

Updates Table 26-8, Table 26-11, Table 26-29. Adds new Table 26-42. Subsequent tables were renumbered accordingly. Updates Table 26-43 (which was Table 26-42), Table 26-46 (which was Table 26-45) and Table 26-48 (which was Table 26-47).

Updated diagrams in Section 28.0 "Packaging Information".

Updates the Product Identification System section.

Other minor typographic corrections throughout the document.

INDEX

Α	
Absolute Maximum Ratings	303
AC Characteristics	
ADC Specifications	
Analog Current Specifications	342
Analog-to-Digital Conversion Requirements	
Auxiliary PLL Clock	
Capacitive Loading Requirements on	
Output Pins	315
External Clock Requirements	
High-Speed PWMx Requirements	325
I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	339
I2Cx Bus Data Requirements (Slave Mode)	
Input Capture x Requirements	
Internal FRC Accuracy	
Internal LPRC Accuracy	
Load Conditions	
OCx/PWMx Module Requirements	324
Output Compare x Requirements	
PLL Clock	
Reset, WDT, OST, PWRT Requirements	320
SPIx Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1) Requirements	329
SPIx Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1) Requirements	328
SPIx Master Mode (Half-Duplex,	
Transmit Only) Requirements	327
SPIx Maximum Data/Clock Rate Summary	
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0) Requirements	337
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0) Requirements	335
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0) Requirements	331
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0) Requirements	333
Temperature and Voltage Specifications	
Timer1 External Clock Requirements	
Timer2/Timer4 External Clock Requirements	
Timer3/Timer5 External Clock Requirements	322
UARTx I/O Requirements	
AC/DC Characteristics	
DACx Specifications	346
High-Speed Analog Comparator Specifications	
PGAx Specifications	
Analog-to-Digital Converter. See ADC.	
Arithmetic Logic Unit (ALU)	30
Assembler	
MPASM Assembler	300
MPLAB Assembler, Linker, Librarian	300
В	
Bit-Reversed Addressing	
Example	
Implementation	
Sequence Table (16-Entry)	74
Block Diagrams	

Addressing for Table Registers	
CALL Stack Frame	
Connections for On-Chip Voltage Regulator	285
Constant-Current Source	
CPU Core	22
Data Access from Program Space	
Address Generation	75
Dedicated ADC Cores 0-3	
dsPIC33EPXXGS50X Family	11
High-Speed Analog Comparator x	264
High-Speed PWM Architecture	
Hysteresis Control	266
I2Cx Module	216
Input Capture x	171
Interleaved PFC	
MCLR Pin Connections	
Multiplexing Remappable Outputs for RPn	130
Off-Line UPS	20
Oscillator System	104
Output Compare x Module	175
PGAx Functions	272
PGAx Module	271
Phase-Shifted Full-Bridge Converter	
PLL Module	
Programmer's Model	
PSV Read Address Generation	
Recommended Minimum Connection	16
Remappable Input for U1RX	128
Reset System	85
Security Segments for dsPIC33EP64GS50X	288
Security Segments for dsPIC33EP64GS50X	
(Dual Partition Mode)	
Shared Port Structure	
Simplified Conceptual of High-Speed PWM	
SPIx Module	
Suggested Oscillator Circuit Placement	
Timerx (x = 2 through 5)	
Type B/Type C Timer Pair (32-Bit Timer)	
UARTx Module	
Watchdog Timer (WDT)	
Brown-out Reset (BOR)	. 277, 285
c	
C Compilers MPLAB XC	300
Code Examples	

Port Write/Read 126

Unlock Sequence 182 PWRSAV Instruction Syntax 115 CodeGuard Security 277, 287 Configuration Bits 277 Configuration Register Map 278 Constant-Current Source...... 275 Description...... 275

PWM Write-Protected Register

ADC Module......230

CPU

Addressing Modes	21
Clocking System Options	
Fast RC (FRC) Oscillator	
FRC Oscillator with PLL (FRCPLL)	105
FRC Oscillator with Postscaler	
Low-Power RC (LPRC) Oscillator	
Primary (XT, HS, EC) Oscillator	
Primary Oscillator with PLL	
Control Registers	
Data Space Addressing	21
Instruction Set	21
Registers	21
Resources	25
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

Data Address Space	37
Memory Map for dsPIC33EP16GS50X Devices	38
Memory Map for dsPIC33EP32GS50X Devices	
Memory Map for dsPIC33EP64GS50X Devices	
Near Data Space	
Organization, Alignment	
SFR Space	37
Width	37
Data Space	
Extended X	69
Paged Data Memory Space (figure)	67
Paged Memory Scheme	
DC Characteristics	
Brown-out Reset (BOR)	313
Constant-Current Source Specifications	347
DACx Output (DACOUTx Pin) Specifications	346
Doze Current (IDOZE)	309
I/O Pin Input Specifications	310
I/O Pin Output Specifications	313
Idle Current (IIDLE)	307
Operating Current (IDD)	306
Operating MIPS vs. Voltage	304
Power-Down Current (IPD)	308
Program Memory	
Temperature and Voltage Specifications	
Watchdog Timer Delta Current (AIWDT)	308
DC/AC Characteristics	
Graphs and Tables	349
Demo/Development Boards, Evaluation and	
Starter Kits	
Development Support	
Device Calibration	283
Addresses	283
and Identification	283
Device Programmer	
MPLAB PM3	301
Doze Mode	
DSP Engine	30
E	

E

Electrical Characteristics	
AC	
Equations	
Device Operating Frequency	
FPLLO Calculation	
Fvco Calculation	
Errata	10

F

Filter Capacitor (CEFC) Specifications	305
Flash Program Memory	
and Table Instructions	
Control Registers	80
Dual Partition Flash Configuration	79
Operations	
Resources	79
RTSP Operation	
Flexible Configuration	277

G

Getting Started Guidelines	. 15
Connection Requirements	
CPU Logic Filter Capacitor Connection (VCAP)	. 16
Decoupling Capacitors	. 15
External Oscillator Pins	. 17
ICSP Pins	. 17
Master Clear (MCLR) Pin	. 16
Oscillator Value Conditions on Start-up	. 18
Targeted Applications	. 18
Unused I/Os	. 18

Н

High-Speed Analog Comparator	
Applications	265
Description	264
Digital-to-Analog Comparator (DAC)	265
Features Overview	263
Hysteresis	266
Pulse Stretcher and Digital Logic	265
Resources	266
High-Speed PWM	
Description	181
Features	181
Resources	182
Write-Protected Registers	182
High-Speed, 12-Bit Analog-to-Digital	
Converter (ADC)	229
Control Registers	232
Features Overview	229
Resources	232

I

I/O Ports 1	25
Configuring Analog/Digital Port Pins1	26
Helpful Tips 1	32
Open-Drain Configuration1	26
Parallel I/O (PIO) 1	25
Resources 1	33
Write/Read Timing 1	26
In-Circuit Debugger 2	287
MPLAB ICD 3 3	301
PICkit 3 Programmer 3	301
In-Circuit Emulation 2	277
In-Circuit Serial Programming (ICSP) 277, 2	287
Input Capture 1	71
Control Registers 1	72
Resources 1	71
Input Change Notification (ICN) 1	26

Instruction Addressing Modes
Move and Accumulator Instructions
Other Instructions
Instruction Set Summary
Overview
Symbols Used in Opcode Descriptions
Instruction-Based Power-Saving Modes
Idle
Sleep
Inter-Integrated Circuit (I ² C)
Control Registers
Resources
Inter-Integrated Circuit. See I ² C.
Internet Address
Interrupt Controller
Alternate Interrupt Vector Table (AIVT)
Control and Status Registers94
INTCON194
INTCON2
INTCON3 94
INTCON494
INTTREG94
Interrupt Vector Details92
Interrupt Vector Table (IVT) 89
Reset Sequence
Resources94
Interrupts Coincident with Power Save Instructions 116
J
JTAG Boundary Scan Interface
JTAG Interface
L
Leading-Edge Blanking (LEB)
Use willi widi
Μ

Memory Organization	
Resources	41
Microchip Internet Web Site	384
Modulo Addressing	72
Applicability	73
Operation Example	72
Start and End Address	72
W Address Register Selection	72
MPLAB REAL ICE In-Circuit Emulator System	301
MPLAB X Integrated Development	
Environment Software	
MPLINK Object Linker/MPLIB Object Librarian	300
0	
Oscillator	
Control Registers	107

Resources	106
Output Compare	
Control Registers	
Resources	175

Ρ

1	
Packaging	353
Details	355
Marking	353
Peripheral Module Disable (PMD)	117
Peripheral Pin Select (PPS)	127
Available Peripherals	127
Available Pins	127
Control	127
Control Registers	134
Input Mapping	128
Output Mapping	
Output Selection for Remappable Pins	
Selectable Input Sources	
Pinout I/O Descriptions (table)	
Power-Saving Features	
Clock Frequency and Switching	
Resources	
Program Address Space	
Construction	
Data Access from Program Memory Using	
Table Instructions	
Memory Map (dsPIC33EP16GS50X Devices)	
Memory Map (dsPIC33EP32GS50X Devices)	33
Memory Map (dsPIC33EP64GS50X Devices,	
Dual Partition)	
Memory Map (dsPIC33EP64GS50X Devices)	
Table Read High Instructions (TBLRDH)	
Table Read Low Instructions (TBLRDL)	
Program Memory	
Interfacing with Data Memory Spaces	
Organization	
Reset Vector	
Programmable Gain Amplifier (PGA)	
Description	
Resources	273
Programmable Gain Amplifier. See PGA.	00
Programmer's Model	
Register Descriptions	
D	

R

Register Maps	
ADC	54
Analog Comparator	61
Constant-Current Source	60
CPU Core	42
I2C1 and I2C2	52
Input Capture 1 through Input Capture 4	47
Interrupt Controller	44
JTAG Interface	61
NVM	59
Output Compare 1 through Output Compare 4	48
Peripheral Pin Select Input	58
Peripheral Pin Select Output	
(dsPIC33EPXXGS502 Devices)	56
Peripheral Pin Select Output	
(dsPIC33EPXXGS504/505 Devices)	56
Peripheral Pin Select Output	
(dsPIC33EPXXGS506 Devices)	57
PMD	
PORTA (dsPIC33EPXXGS502 Devices)	62

PORTA (dsPIC33EPXXGS504/505 Device	
PORTA (dsPIC33EPXXGS506 Devices)	
PORTB (dsPIC33EPXXGS502 Devices)	
PORTB (dsPIC33EPXXGS504/505 Device	,
PORTB (dsPIC33EPXXGS506 Devices)	
PORTC (dsPIC33EPXXGS504/505 Device	
PORTC (dsPIC33EPXXGS506 Devices)	64
PORTD (dsPIC33EPXXGS506 Devices)	
Programmable Gain	
PWM	
PWM Generator 1	
PWM Generator 2	
PWM Generator 3	
PWM Generator 4	
PWM Generator 5	
SPI1 and SPI2	
System Control	
Timer1 through Timer5	
UART1 and UART2	
Registers	
ACLKCON (Auxiliary Clock Divisor Contro	
ADCAL0L (ADC Calibration 0 High)	
ADCAL0L (ADC Calibration 0 Low)	255
ADCAL1H (ADC Calibration 1 High)	257
ADCMPxCON (ADC Digital Comparator x	
Control)	
ADCMPxENH (ADC Digital Comparator x	
Channel Enable High)	
ADCMPxENL (ADC Digital Comparator x	
Channel Enable Low)	
ADCON1H (ADC Control 1 High)	
ADCON1L (ADC Control 1 Low)	
ADCON2H (ADC Control 2 High)	
ADCON2L (ADC Control 2 Low)	
ADCON3H (ADC Control 3 High)	
ADCON3L (ADC Control 3 Low)	
ADCON4H (ADC Control 4 High)	
ADCON4L (ADC Control 4 Low)	
ADCON5H (ADC Control 5 High)	
ADCON5L (ADC Control 5 Low) ADCORExH (Dedicated ADC Core x	
i i i i i i i i i i i i i i i i i i i	040
Control High) ADCORExL (Dedicated ADC Core x	
Control Low)	242
ADEIEH (ADC Early Interrupt Enable High	
ADEIEL (ADC Early Interrupt Enable Figi ADEIEL (ADC Early Interrupt Enable Low)	
ADEISTATH (ADC Early Interrupt Status I	
ADEISTATE (ADC Early Interrupt Status I ADEISTATL (ADC Early Interrupt Status L	
ADFLxCON (ADC Digital Filter x Control).	
ADIEH (ADC Interrupt Enable High)	
ADIEL (ADC Interrupt Enable Low)	
ADLVLTRGH (ADC Level-Sensitive Trigge	
Control High)	
ADLVLTRGL (ADC Level-Sensitive Trigge	
Control Low)	
ADMOD0H (ADC Input Mode Control 0 Hi	
ADMODOL (ADC Input Mode Control 0 Lo	
ADMOD1L (ADC Input Mode Control 1 Lo	
ADSTATH (ADC Data Ready Status High)	
ADSTATL (ADC Data Ready Status Low)	
ADTRIGXH (ADC Channel Trigger x	
Selection High)	
ADTRIGxL (ADC Channel Trigger x	
Selection Low)	251
ALTDTRx (PWMx Alternate Dead-Time)	

AUXCONx (PWMx Auxiliary Control) 205
CHOP (PWMx Chop Clock Generator) 190
CLKDIV (Clock Divisor) 109
CMPxCON (Comparator x Control)
CMPxDAC (Comparator x DAC Control)
CORCON (Core Control)
CTXTSTAT (CPU W Register Context Status) 29
DEVID (Device ID)
DEVREV (Device Revision)
DTRx (PWMx Dead-Time) 197
FCLCONx (PWMx Fault Current-Limit Control) 201
I2CxCONH (I2Cx Control High) 219
I2CxCONL (I2Cx Control Low)
I2CxMSK (I2Cx Slave Mode Address Mask)
I2CxSTAT (I2Cx Status)
ICxCON1 (Input Capture x Control 1) 172
ICxCON2 (Input Capture x Control 2) 173
INTCON1 (Interrupt Control 1)97
INTCON2 (Interrupt Control 2)
INTCON3 (Interrupt Control 3) 100
INTCON4 (Interrupt Control 4) 100
INTTREG (Interrupt Control and Status)
IOCONx (PWMx I/O Control)
ISRCCON (Constant-Current Source Control) 276
LEBCONx (PWMx Leading-Edge
Blanking Control) 203
LEBDLYx (PWMx Leading-Edge
Blanking Delay) 204
LFSR (Linear Feedback Shift) 114
MDC (PWMx Master Duty Cycle) 191
NVMADR (Nonvolatile Memory
Lower Address)
NVMADRU (Nonvolatile Memory
Upper Address)
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273
Upper Address)
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)195PLLFBD (PLL Feedback Divisor)110
Upper Address)
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)105PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 2)119
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)105PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 2)119PMD3 (Peripheral Module Disable Control 3)120
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)105PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)105PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD6 (Peripheral Module Disable Control 6)121
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD6 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 7)122
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)105PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD6 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD6 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123PTCON (PWMx Time Base Control)185
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD5 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 6)123PTCON (PWMx Time Base Control)185PTCON2 (PWMx Clock Divider Select 2)186
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD6 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123PTCON (PWMx Time Base Control)185
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 3)120PMD3 (Peripheral Module Disable Control 4)120PMD4 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123PTCON (PWMx Time Base Control)185PTCON2 (PWMx Clock Divider Select 2)186PTPER (PWMx Primary Master185
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD5 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 6)123PTCON (PWMx Time Base Control)185PTCON2 (PWMx Clock Divider Select 2)186
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD6 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123PTCON (PWMx Time Base Control)185PTCON2 (PWMx Clock Divider Select 2)186PTPER (PWMx Primary Master187PWMCAPx (PWMx Primary187
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)105PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 7)123PTCON (PWMx Time Base Control)185PTCON2 (PWMx Clock Divider Select 2)186PTPER (PWMx Primary Master Time Base Period)187PWMCAPx (PWMx Primary Time Base Capture)206
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD5 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123PTCON (PWMx Time Base Control)185PTPER (PWMx Primary Master187Time Base Period)187PWMCAPx (PWMx Primary187PWMCONx (PWMx Control)192
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD6 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123PTCON (PWMx Time Base Control)185PTCON2 (PWMx Primary Master187Time Base Period)187PWMCAPx (PWMx Primary187PWMCONx (PWMx Control)192PWMKEY (PWMx Protection Lock/Unlock Key)191
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD5 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123PTCON (PWMx Time Base Control)185PTCON2 (PWMx Clock Divider Select 2)186PTPER (PWMx Primary Master Time Base Period)187PWMCAPx (PWMx Primary Time Base Capture)206PWMCONx (PWMx Control)192PWMKEY (PWMx Protection Lock/Unlock Key)191RCON (Reset Control)87
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD6 (Peripheral Module Disable Control 6)121PMD7 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123PTCON (PWMx Time Base Control)185PTCON2 (PWMx Primary Master116Time Base Period)187PWMCAPx (PWMx Primary192PWMCAPx (PWMx Primary192PWMKEY (PWMx Protection Lock/Unlock Key)191RCON (Reset Control)87REFOCON (Reference Oscillator Control)113
Upper Address)83NVMCON (Nonvolatile Memory (NVM) Control)81NVMKEY (Nonvolatile Memory Key)84NVMSRCADR (NVM Source Data Address)84OCxCON1 (Output Compare x Control 1)176OCxCON2 (Output Compare x Control 2)178OSCCON (Oscillator Control)107OSCTUN (FRC Oscillator Tuning)111PDCx (PWMx Generator Duty Cycle)194PGAxCAL (PGAx Calibration)274PGAxCON (PGAx Control)273PHASEx (PWMx Primary Phase-Shift)195PLLFBD (PLL Feedback Divisor)110PMD1 (Peripheral Module Disable Control 1)118PMD2 (Peripheral Module Disable Control 3)120PMD4 (Peripheral Module Disable Control 4)120PMD5 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 7)122PMD8 (Peripheral Module Disable Control 8)123PTCON (PWMx Time Base Control)185PTCON2 (PWMx Clock Divider Select 2)186PTPER (PWMx Primary Master Time Base Period)187PWMCAPx (PWMx Primary Time Base Capture)206PWMCONx (PWMx Control)192PWMKEY (PWMx Protection Lock/Unlock Key)191RCON (Reset Control)87

RPINR11 (Peripheral Pin Select Input 11)13	
	9
RPINR12 (Peripheral Pin Select Input 12)14	0
RPINR13 (Peripheral Pin Select Input 13)14	
RPINR18 (Peripheral Pin Select Input 18)14	
RPINR19 (Peripheral Pin Select Input 19)14	
RPINR2 (Peripheral Pin Select Input 2)	
RPINR20 (Peripheral Pin Select Input 2)	
RPINR21 (Peripheral Pin Select Input 21)	
RPINR22 (Peripheral Pin Select Input 22)	
RPINR23 (Peripheral Pin Select Input 23)14	
RPINR3 (Peripheral Pin Select Input 3)13	
RPINR37 (Peripheral Pin Select Input 37) 14	
RPINR38 (Peripheral Pin Select Input 38) 14	
RPINR42 (Peripheral Pin Select Input 42) 15	0
RPINR43 (Peripheral Pin Select Input 43) 15	1
RPINR7 (Peripheral Pin Select Input 7)13	7
RPINR8 (Peripheral Pin Select Input 8)13	
RPOR0 (Peripheral Pin Select Output 0) 15	
RPOR1 (Peripheral Pin Select Output 1)	
RPOR10 (Peripheral Pin Select Output 10)	
RPOR11 (Peripheral Pin Select Output 10)	7
RPOR12 (Peripheral Pin Select Output 17)	
RPOR13 (Peripheral Pin Select Output 13)15	
RPOR14 (Peripheral Pin Select Output 14)15	
RPOR15 (Peripheral Pin Select Output 15)15	
RPOR16 (Peripheral Pin Select Output 16)16	
RPOR17 (Peripheral Pin Select Output 17)16	
RPOR18 (Peripheral Pin Select Output 18)16	1
RPOR2 (Peripheral Pin Select Output 2)15	3
RPOR3 (Peripheral Pin Select Output 3)15	3
RPOR4 (Peripheral Pin Select Output 4)15	4
RPOR5 (Peripheral Pin Select Output 5) 15	
REORD (PERIODEIALEIN SEIECLOUIDULD) 13	
RPOR6 (Peripheral Pin Select Output 6)15 RPOR7 (Peripheral Pin Select Output 7) 15	5
RPOR7 (Peripheral Pin Select Output 7) 15	5 5
RPOR7 (Peripheral Pin Select Output 7)15 RPOR8 (Peripheral Pin Select Output 8)15	5 5 6
RPOR7 (Peripheral Pin Select Output 7)15RPOR8 (Peripheral Pin Select Output 8)15RPOR9 (Peripheral Pin Select Output 9)15	5 5 6 6
RPOR7 (Peripheral Pin Select Output 7)	5 6 6 4
RPOR7 (Peripheral Pin Select Output 7)	5 6 4 7
RPOR7 (Peripheral Pin Select Output 7) 15 RPOR8 (Peripheral Pin Select Output 8) 15 RPOR9 (Peripheral Pin Select Output 9) 15 SDCx (PWMx Secondary Duty Cycle) 19 SEVTCMP (PWMx Special Event Compare) 18 SPHASEx (PWMx Secondary Phase-Shift) 19	5 5 6 6 4 7 6
RPOR7 (Peripheral Pin Select Output 7)15RPOR8 (Peripheral Pin Select Output 8)15RPOR9 (Peripheral Pin Select Output 9)15SDCx (PWMx Secondary Duty Cycle)19SEVTCMP (PWMx Special Event Compare)18SPHASEx (PWMx Secondary Phase-Shift)19SPIxCON1 (SPIx Control 1)21	55664761
RPOR7 (Peripheral Pin Select Output 7)15RPOR8 (Peripheral Pin Select Output 8)15RPOR9 (Peripheral Pin Select Output 9)15SDCx (PWMx Secondary Duty Cycle)19SEVTCMP (PWMx Special Event Compare)18SPHASEx (PWMx Secondary Phase-Shift)19SPIxCON1 (SPIx Control 1)21SPIxCON2 (SPIx Control 2)21	556647613
RPOR7 (Peripheral Pin Select Output 7)15RPOR8 (Peripheral Pin Select Output 8)15RPOR9 (Peripheral Pin Select Output 9)15SDCx (PWMx Secondary Duty Cycle)19SEVTCMP (PWMx Special Event Compare)18SPHASEx (PWMx Secondary Phase-Shift)19SPIxCON1 (SPIx Control 1)21SPIxCON2 (SPIx Control 2)21SPIxSTAT (SPIx Status and Control)20	5566476139
RPOR7 (Peripheral Pin Select Output 7)15RPOR8 (Peripheral Pin Select Output 8)15RPOR9 (Peripheral Pin Select Output 9)15SDCx (PWMx Secondary Duty Cycle)19SEVTCMP (PWMx Special Event Compare)18SPHASEx (PWMx Secondary Phase-Shift)19SPIxCON1 (SPIx Control 1)21SPIxCON2 (SPIx Control 2)21SPIxSTAT (SPIx Status and Control)20SR (CPU STATUS)26, 9	5566476139
RPOR7 (Peripheral Pin Select Output 7)15RPOR8 (Peripheral Pin Select Output 8)15RPOR9 (Peripheral Pin Select Output 9)15SDCx (PWMx Secondary Duty Cycle)19SEVTCMP (PWMx Special Event Compare)18SPHASEx (PWMx Secondary Phase-Shift)19SPIxCON1 (SPIx Control 1)21SPIxCON2 (SPIx Control 2)21SPIxSTAT (SPIx Status and Control)20SR (CPU STATUS)26, 9SSEVTCMP (PWMx Secondary Special	55664761395
RPOR7 (Peripheral Pin Select Output 7) 15 RPOR8 (Peripheral Pin Select Output 8) 15 RPOR9 (Peripheral Pin Select Output 9) 15 SDCx (PWMx Secondary Duty Cycle) 19 SEVTCMP (PWMx Special Event Compare) 18 SPHASEx (PWMx Secondary Phase-Shift) 19 SPIxCON1 (SPIx Control 1) 21 SPIxCON2 (SPIx Control 2) 21 SPIxSTAT (SPIx Status and Control) 20 SR (CPU STATUS) 26, 9 SSEVTCMP (PWMx Secondary Special Event Compare) 19	55664761395
RPOR7 (Peripheral Pin Select Output 7) 15 RPOR8 (Peripheral Pin Select Output 8) 15 RPOR9 (Peripheral Pin Select Output 9) 15 SDCx (PWMx Secondary Duty Cycle) 19 SEVTCMP (PWMx Special Event Compare) 18 SPHASEx (PWMx Secondary Phase-Shift) 19 SPIxCON1 (SPIx Control 1) 21 SPIxCON2 (SPIx Control 2) 21 SPIxSTAT (SPIx Status and Control) 20 SR (CPU STATUS) 26, 9 SSEVTCMP (PWMx Secondary Special Event Compare) 19 STCON (PWMx Secondary Master 19	55664761395 0
RPOR7 (Peripheral Pin Select Output 7) 15 RPOR8 (Peripheral Pin Select Output 8) 15 RPOR9 (Peripheral Pin Select Output 9) 15 SDCx (PWMx Secondary Duty Cycle) 19 SEVTCMP (PWMx Special Event Compare) 18 SPHASEx (PWMx Secondary Phase-Shift) 19 SPIxCON1 (SPIx Control 1) 21 SPIxCON2 (SPIx Control 2) 21 SPIxSTAT (SPIx Status and Control) 20 SR (CPU STATUS) 26, 9 SSEVTCMP (PWMx Secondary Special Event Compare) 19	55664761395 0
RPOR7 (Peripheral Pin Select Output 7) 15 RPOR8 (Peripheral Pin Select Output 8) 15 RPOR9 (Peripheral Pin Select Output 9) 15 SDCx (PWMx Secondary Duty Cycle) 19 SEVTCMP (PWMx Special Event Compare) 18 SPHASEx (PWMx Secondary Phase-Shift) 19 SPIxCON1 (SPIx Control 1) 21 SPIxCON2 (SPIx Control 2) 21 SPIxSTAT (SPIx Status and Control) 20 SR (CPU STATUS) 26, 9 SEVTCMP (PWMx Secondary Special 19 STCON (PWMx Secondary Special 19 STCON (PWMx Secondary Master 19 STCM (Secondary Master	55664761395 0
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8
RPOR7 (Peripheral Pin Select Output 7) 15 RPOR8 (Peripheral Pin Select Output 8) 15 RPOR9 (Peripheral Pin Select Output 9) 15 SDCx (PWMx Secondary Duty Cycle) 19 SEVTCMP (PWMx Special Event Compare) 18 SPHASEx (PWMx Secondary Phase-Shift) 19 SPIxCON1 (SPIx Control 1) 21 SPIxCON2 (SPIx Control 2) 21 SPIxSTAT (SPIx Status and Control) 20 SR (CPU STATUS) 26, 9 SEVTCMP (PWMx Secondary Master 19 STCON (PWMx Secondary Master 19 Time Base Control) 18 STCON2 (PWMx Secondary Clock Divider 18 STCON2 (PWMx Secondary Clock Divider 18	55664761395 0 8
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8 9
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8 9
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8 9 9
RPOR7 (Peripheral Pin Select Output 7) 15 RPOR8 (Peripheral Pin Select Output 8) 15 RPOR9 (Peripheral Pin Select Output 9) 15 SDCx (PWMx Secondary Duty Cycle) 19 SEVTCMP (PWMx Special Event Compare) 18 SPHASEx (PWMx Secondary Phase-Shift) 19 SPIxCON1 (SPIx Control 1) 21 SPIxCON2 (SPIx Control 2) 21 SPIxSTAT (SPIx Status and Control) 20 SR (CPU STATUS) 26, 9 SEVTCMP (PWMx Secondary Master 19 Time Base Control) 18 STCON2 (PWMx Secondary Master 18 Time Base Control) 18 STPER (PWMx Secondary Master 18 Time Base Period) 18 STRIGx (PWMx Secondary Master 18 STRIGx (PWMx Secondary Trigger 20	55664761395 0 8 9 9 2
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8 9 9 25
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8 9 9 25
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8 9 9 258
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8 9 9 258 0
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8 9 9 258 09
RPOR7 (Peripheral Pin Select Output 7)	556647613950899258090
RPOR7 (Peripheral Pin Select Output 7)	55664761395 0 8 9 9 258 0905

Resets	. 85
Brown-out Reset (BOR)	
Configuration Mismatch Reset (CM)	
Illegal Condition Reset (IOPUWR)	
Illegal Opcode	
Security	
Uninitialized W Register	
Master Clear (MCLR) Pin Reset	
Power-on Reset (POR)	. 85
RESET Instruction (SWR)	. 85
Resources	
Trap Conflict Reset (TRAPR)	
Watchdog Timer Time-out Reset (WDTO)	85
Revision History	
	011
S	
Serial Peripheral Interface (SPI)	207
Serial Peripheral Interface. See SPI.	
Software Simulator	
MPLAB X SIM	301
Special Features of the CPU	
SPI	211
Control Registers	200
Helpful Tips	
Resources	
Resources	200
Т	
Thermal Operating Conditions	304
Thermal Packaging Characteristics	
Third-Party Development Tools	
Timer1	
Control Register	
Mode Settings	
Resources	
Timer2/3 and Timer4/5	
Control Registers	
Resources	
Timing Diagrams	107
BOR and Master Clear Reset Characteristics	310
External Clock	
High-Speed PWMx Fault Characteristics	
High-Speed PWMx Module Characteristics	
I/O Characteristics	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
Input Capture x (ICx) Characteristics OCx/PWMx Characteristics	
Output Compare x (OCx) Characteristics	JZ4
SPIx Master Mode (Full-Duplex, CKE = 0,	200
CKP = x, SMP = 1)	329
SPIx Master Mode (Full-Duplex, CKE = 1,	

Transmit Only, CKE = 1) 327

SPIx Master Mode (Half-Duplex,

SPIx Master Mode (Half-Duplex,

SPIx Slave Mode (Full-Duplex, CKE = 0,

SPIx Slave Mode (Full-Duplex, CKE = 0,

SPIx Slave Mode (Full-Duplex, CKE = 1,
CKP = 0, SMP = 0)
SPIx Slave Mode (Full-Duplex, CKE = 1,
CKP = 1, SMP = 0)
Timer1-Timer5 External Clock Characteristics
UARTx I/O Characteristics
U
Unique Device Identifier (UDID)
Universal Asynchronous Receiver
Transmitter (UART)
Control Registers
Helpful Tips

V

Voltage Regulator (On-Chip)	285
w	
Watchdog Timer (WDT)	277, 286
Programming Considerations	286, 287
WWW Address	384
WWW, On-Line Support	10

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count Tape and Reel Flag Temperature Range		Examples: dsPIC33EP64GS504-I/PT: dsPIC33, Enhanced Performance, 64-Kbyte Program Memory, SMPS, 44-Pin, Industrial Temperature, TQFP Package.
Architecture:	33 = 16-Bit Digital Signal Controller	
Flash Memory Family:	EP = Enhanced Performance	
Product Group:	GS = SMPS Family	
Pin Count:	02 = 28-pin 04 = 44-pin 05 = 48-pin 06 = 64-pin	
Temperature Range:	$ \begin{array}{rcl} & = & -40^{\circ}\text{C to } +85^{\circ}\text{C} \text{ (Industrial)} \\ \text{E} & = & -40^{\circ}\text{C to } +125^{\circ}\text{C} \text{ (Extended)} \end{array} $	
Package:	ML = Plastic Quad, No Lead Package – (44-pin) 8x8 mm body (QFN) MM = Plastic Quad, No Lead Package – (28-pin) 6x6 mm body (QFN-S) MX = Plastic Quad Flat, No Lead Package – (28-pin) 6x6 mm body (UQFN) PT = Plastic Thin Quad Flatpack – (44-pin) 10x10 mm body (TQFP) PT = Plastic Thin Quad Flatpack – (44-pin) 10x10 mm body (TQFP) PT = Plastic Thin Quad Flatpack – (44-pin) 10x10 mm body (TQFP) PT = Plastic Thin Quad Flatpack – (44-pin) 10x10 mm body (TQFP) SO = Plastic Small Outline, Wide – (28-pin) 7.50 mm body (SOIC)	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-891-8

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15