

ATWINC15x0 Wi-Fi® Network Controller Software Design Guide

Introduction

Microchip's SmartConnect ATWINC15x0 is an IEEE[®] 802.11 b/g/n network controller SoC for Internet of Things (IoT) applications. It is an ideal add-on to the existing microcontroller (MCU) solutions bringing Wi-Fi and network capabilities through an SPI-to-Wi-Fi interface. The ATWINC15x0 connects to any Microchip AVR[®] or Microchip SMART[™] MCU with minimal resource requirements.

Features

- Wi-Fi IEEE 802.11 b/g/n STA, and AP modes
- Wi-Fi Protected Setup (WPS)
- Support of WEP, WPA/WPA2 Personal, and WPA/WPA2 Enterprise Security
 - EAP-TLS
 - EAP-PEAPv0/1 with TLS
 - EAP-TTLSv0 with MSCHAPv2
 - EAP-PEAPv0/1 with MSCHAPv2
- Embedded network stack protocols to offload work from the MCU (minimize the host CPU requirements). This allows the Wi-Fi Network Controller (WINC) to operate with a wide range of MCUs including low-end MCUs.
- Embedded uIP TCP/IP stack with BSD-Style socket API
- Embedded network protocols
 - DHCP client/server
 - DNS resolver client
 - SNTP client for UTC time synchronization
- Embedded TLS security abstracted behind BSD-style socket API
- HTTP server for provisioning over AP mode
- Ultra-low C IEEE 802.11 b/g/n RF/PH/MAC SoC
- Fast boot from On-Chip boot ROM
- 8 Mb (WINC1510) and 4 Mb (WINC1500) internal Flash memory with Over-the-Air (OTA) firmware upgrade
- WINC1510 support Host File Download feature which can be used for host MCU over the air firmware update
- Low-power consumption with different Power Save modes
- Low footprint host driver with the following capabilities:
 - Can run on 8-, 16-, and 32-bit MCU using SPI interface
 - Little- and big-endian support

Table of Contents

Inti	oduct	ion	1						
Fea	atures		1						
1.	Host	Host Driver Architecture							
	1.1.	WLAN API	5						
	1.2.	Socket API	.5						
	1.3.	Host Interface (HIF)	6						
	1.4.	Board Support Package (BSP)	.6						
	1.5.	Serial Bus Interface	6						
2.	ATW	INC15x0 System Architecture	7						
	2.1.	Bus Interface	7						
	2.2.	Nonvolatile Storage	8						
	2.3.	CPU	8						
	2.4.	IEEE 802.11 MAC Hardware	8						
	2.5.	Program Memory	.8						
	2.6.	Data Memory	8						
	2.7.	Shared Packet Memory	8						
	2.8.	IEEE 802.11 MAC Firmware	8						
	2.9.	Memory Manager	8						
	2.10.	Power Management	9						
	2.11.	WINC RTOS	9						
	2.12.	WINC IoT Library	9						
3.	WIN	C Initialization and Simple Application1	1						
	3.1.	BSP Initialization1	1						
	3.2.	WINC Host Driver Initialization 1	1						
	3.3.	Socket Layer Initialization1	1						
	3.4.	WINC Event Handling 1	2						
	3.5.	Example Code1	3						
4.	ATW	INC15x0 Configuration1	4						
	4.1.	Device Parameters1	4						
	4.2.	WINC Modes of Operation 1	4						
	4.3.	Network Parameters1	6						
	4.4.	Power Save Modes	7						
	4.5.	Configuring Listen Interval and DTIM Monitoring1	8						
5.	Wi-F	Station Mode2	0						
	5.1.	Scan Configuration Parameters	:0						
	5.2.	Wi-Fi Scan	:0						
	5.3.	Wi-Fi Security	:1						
	5.4.	On Demand Wi-Fi Connection	2						


	5.5.	Default Connection	25
	5.6.	Encrypted Credential Storage	26
	5.7.	Simple Roaming	27
	5.8.	Multiple Gain Table	29
	5.9.	Host File Download	30
_			
6.	Soch	ket Programming	. 39
	6.1.	Overview	39
	6.2.	Sockets API	39
	6.3.	Socket Connection Flow	47
	6.4.	Example Code	51
7	Trop	enert Lever Cecurity (TLC)	FC
7.	man	sport Layer Security (TLS)	
	7.1.	TLS Overview	
	7.2.	TLS Connection Establishment	
	7.3.	Server Certificate Installation	
	7.4.	WINC TLS Limitations	
	7.5.	SSL Client Code Example	60
8	\\/i_E	i AP Mode	62
0.			
	8.1.		
	8.2.	Setting the WINC AP Mode	
	8.3.	Limitations	
	8.4.	Sequence Diagram	
		AP Mode Code Example	63
	8.5.	AP Mode Code Example	00
9.			
9.	Prov	isioning	. 65
9.	Prov 9.1.	isioning HTTP Provisioning	. 65 65
9.	Prov 9.1. 9.2.	isioning HTTP Provisioning Limitations	. 65 65 68
9.	Prov 9.1.	isioning HTTP Provisioning	. 65 65 68
	Prov 9.1. 9.2. 9.3.	isioning HTTP Provisioning Limitations	. 65 65 68 68
	Prov 9.1. 9.2. 9.3.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade	. 65 65 68 68 71
	Prov 9.1. 9.2. 9.3. . Ove 10.1.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview	. 65 65 68 68 . 71 71
	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview OTA Image Architecture.	. 65 65 68 68 . 71 71 71
	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview OTA Image Architecture OTA Image Architecture.	. 65 65 68 68 . 71 71 71 72
	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview OTA Image Architecture OTA Image Architecture OTA Jownload Sequence Diagram OTA Firmware Rollback	. 65 65 68 68 . 71 71 71 72 72
	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4. 10.5.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview OTA Image Architecture OTA Image Architecture.	. 65 65 68 68 71 71 71 72 72 73
10	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4. 10.5. 10.6.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview OTA Image Architecture OTA Image Architecture OTA Download Sequence Diagram OTA Firmware Rollback OTA Limitations OTA Code Example	. 65 65 68 68 71 71 71 72 73 73
10	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4. 10.5. 10.6.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview OTA Image Architecture. OTA Image Architecture. OTA Download Sequence Diagram OTA Firmware Rollback OTA Limitations	. 65 65 68 68 71 71 71 72 73 73
10	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4. 10.5. 10.6. . Mult	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview OTA Image Architecture OTA Image Architecture OTA Download Sequence Diagram OTA Firmware Rollback OTA Limitations OTA Code Example	. 65 65 68 68 71 71 72 72 73 73
10	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4. 10.5. 10.6. . Mult 11.1.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview OTA Image Architecture OTA Image Architecture OTA Download Sequence Diagram OTA Firmware Rollback OTA Limitations OTA Code Example icast Sockets	. 65 65 68 68 . 71 71 72 72 73 73 74 74
10	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4. 10.5. 10.6. . Mult 11.1. 11.2.	isioning. HTTP Provisioning. Limitations. Wi-Fi Protected Setup (WPS). r-The-Air Upgrade. Overview. OTA Image Architecture. OTA Jownload Sequence Diagram. OTA Firmware Rollback. OTA Limitations. OTA Code Example. icast Sockets. Overview.	. 65 68 68 71 71 71 72 73 73 74 74
10	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4. 10.5. 10.6. . Mult 11.1. 11.2. 11.3.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview OTA Image Architecture OTA Image Architecture OTA Download Sequence Diagram OTA Download Sequence Diagram OTA Firmware Rollback OTA Limitations OTA Code Example icast Sockets Overview How to Use Filters Multicast Socket Code Example	. 65 68 68 71 71 72 73 73 73 74 74 74
10	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4. 10.5. 10.6. . Mult 11.1. 11.2. 11.3. . WIN	isioning. HTTP Provisioning. Limitations. Wi-Fi Protected Setup (WPS). r-The-Air Upgrade. Overview. OTA Image Architecture. OTA Download Sequence Diagram. OTA Firmware Rollback. OTA Limitations. OTA Code Example. icast Sockets. Overview. How to Use Filters. Multicast Socket Code Example. C Serial Flash Memory.	. 65 68 68 71 71 72 73 73 73 74 74 74 74 74
10	Prov 9.1. 9.2. 9.3. . Ove 10.1. 10.2. 10.3. 10.4. 10.5. 10.6. . Mult 11.1. 11.2. 11.3. . WIN 12.1.	isioning HTTP Provisioning Limitations Wi-Fi Protected Setup (WPS) r-The-Air Upgrade Overview. OTA Image Architecture. OTA Download Sequence Diagram OTA Download Sequence Diagram OTA Firmware Rollback. OTA Limitations. OTA Code Example. icast Sockets. Overview. How to Use Filters. Multicast Socket Code Example. C Serial Flash Memory Overview and Features.	. 65 68 68 71 71 72 73 73 73 74 74 74 74 74 74 74
10	Prov 9.1. 9.2. 9.3. . Ovel 10.1. 10.2. 10.3. 10.4. 10.5. 10.6. . Mult 11.1. 11.2. 11.3. . WIN 12.1. 12.2.	isioning. HTTP Provisioning. Limitations. Wi-Fi Protected Setup (WPS). r-The-Air Upgrade. Overview. OTA Image Architecture. OTA Download Sequence Diagram. OTA Firmware Rollback. OTA Limitations. OTA Code Example. icast Sockets. Overview. How to Use Filters. Multicast Socket Code Example. C Serial Flash Memory.	. 65 68 68 71 71 72 73 73 73 73 74 74 74 74 74 74 78 78

13. Host Interface (HIF) Protocol	81
13.1. Transfer Sequence Between the HIF Layer and the WINC Firmware	82
13.2. HIF Message Header Structure	
13.3. HIF Layer APIs	
13.4. Scan Code Example	85
14. WINC SPI Protocol	90
14.1. Introduction	
14.2. Message Flow for Basic Transactions	
14.3. SPI Level Protocol Example	105
15. Appendix A. How to Generate Certificates	128
15.1. Introduction	128
15.2. Steps	
15.3. Limitations	128
16. Appendix B. X.509 Certificate Format and Conversion	
16.1. Introduction	129
16.2. Conversion Between Different Formats	129
17. References	131
18. Document Revision History	132
The Microchip Web Site	133
Customer Change Notification Service	133
Customer Support	133
Microchip Devices Code Protection Feature	133
Legal Notice	134
Trademarks	134
Quality Management System Certified by DNV	135
Worldwide Sales and Service	136

1. Host Driver Architecture

The following figure shows the architecture of the WINC host driver software, which runs on the host MCU.





The ATWINC15x0 host driver software is a C library, which provides the host MCU application with necessary APIs to perform necessary WLAN and socket operations. The components of the host driver are described in the following sub-sections.

1.1 WLAN API

This module provides an interface to the application for all Wi-Fi operations and any non-IP related operations.

This includes the following services:

- Wi-Fi STA management operations
 - Wi-Fi scan
 - Wi-Fi connection management (connect, disconnect, connection status, and so on)
 - WPS activation/deactivation
- Wi-Fi AP enable/disable
- Wi-Fi power save control API

This interface is defined in the m2m wifi.h file.

1.2 Socket API

This module provides the socket communication APIs that are mostly compliant with the well-known BSD sockets to enable rapid application development. To comply with the nature of the MCU application environment, there are differences in API prototypes and in usage of some APIs between the WINC sockets and BSD sockets.

This interface is defined in the socket.h file.

The detailed description of the socket operations is provided in Socket Programming.

1.3 Host Interface (HIF)

The HIF is responsible for handling the communication between the host driver and the WINC firmware. This includes interrupt handling, DMA and HIF command/response management. The host driver communicates with the firmware in the form of commands and responses formatted by the HIF layer.

The interface is defined in the m2m hif.h file.

The detailed description of the HIF design is provided in Host Interface Protocol.

1.4 Board Support Package (BSP)

The Board Support Package abstracts the functionality of a specific host MCU platform. This allows the driver to be portable to a wide range of hardware and hosts. Abstraction includes: pin assignment, power on/off sequence, reset sequence and peripheral definitions (Push buttons, LEDs, and so on).

The minimum required BSP functionality is defined in the nm bsp.h file.

1.5 Serial Bus Interface


The Serial Bus Interface module abstracts the hardware associated with implementing the bus between the Host and the WINC. The serial bus interface abstracts I2C, SPI, or UART bus (Currently, host driver supports only SPI bus interface). The basic bus access operations (Read and Write) are implemented in this module as appropriate for the interface type and the specific hardware.

The bus interface APIs are defined in the nm_bus_wrapper.h file.

2. ATWINC15x0 System Architecture

The following figure shows the ATWINC15x0 system architecture. In addition to its built-in Wi-Fi IEEE-802.11 physical layer and RF front end, the WINC ASIC contains an embedded APS3S-Cortus 32-bit CPU to run the WINC firmware. The firmware comprises the Wi-Fi IEEE-802.11 MAC layer and embedded protocol stacks which offload the host MCU. The components of the system are described in the following sub-sections.

Figure 2-1. ATWINC15x0 System Architecture



2.1 Bus Interface

Hardware logic for the supported bus types for the ATWINC15x0 communications. **Note:** SPI is currently the bus interface supported by the Host Driver.

2.2 Nonvolatile Storage

The ATWINC1510 has an integrated 8 Mb and the ATWINC1500 has an integrated 4 Mb serial Flash inside the WINC package (SIP). This stores the WINC firmware image and can store a second image to support OTA. It also stores information used by the WINC firmware in the run-time.

The detailed description of the serial Flash is provided in WINC Serial Flash Memory.

2.3 CPU

The SoC contains an APS3S-Cortus 32-bit CPU running at 40 MHz clock speed which executes the embedded WINC firmware.

2.4 IEEE 802.11 MAC Hardware

The SoC contains a hardware accelerator to ensure fast and compliant implementation of the IEEE 802.11 MAC layer and associated timing. It offloads IEEE 802.11 MAC functionality from firmware to improve performance and boost the MAC throughput. The accelerator includes hardware encryption/ decryption of Wi-Fi traffic and traffic filtering mechanisms to avoid unnecessary processing in software.

2.5 Program Memory

128 KB Instruction RAM is provided for execution of the ATWINC15x0 firmware code.

2.6 Data Memory

64 KB RAM is provided for the ATWINC15x0 firmware data storage.

2.7 Shared Packet Memory

128 KB memory is provided for TX/RX packet management. It is shared between the MAC hardware and the CPU. This memory is managed by the Memory Manager SW component.

2.8 IEEE 802.11 MAC Firmware

The system supports IEEE 802.11 b/g/n Wi-Fi MAC including WEP and WPA/WPA2 security supplicant. Between the MAC hardware and the firmware, a full range of IEEE 802.11 features are implemented and supported including beacon generation and reception, control packet generation and reception, and packet aggregation and de-aggregation.

2.9 Memory Manager

The memory manager is responsible for the allocation and de-allocation of memory chunks in both shared packet memory and data memory.

2.10 **Power Management**

The Power Management module is responsible for handling different Power Save modes supported by the WINC and coordinating these modes with the Wi-Fi transceiver.

2.11 WINC RTOS

The firmware includes a low-footprint real-time scheduler which allows concurrent multi-tasking on the ATWINC15x0 CPU. The ATWINC15x0 RTOS provides semaphores and timer functionality.

2.12 WINC IoT Library

The WINC IoT library provides a set of networking protocols in the WINC firmware. It offloads the host MCU from networking and transport layer protocols. The following sections describe the components of the WINC IoT library.

2.12.1 WINC TCP/IP STACK

The WINC TCP/IP is an IPv4.0 stack based on the uIP (pronounced micro IP) TCP/IP stack.

uIP is a low footprint TCP/IP stack which has the ability to run on a memory-constrained microcontroller platform. It was originally developed by Adam Dunkels, licensed under a BSD style license, and further developed by a wide group of developers. The WINC TCP/IP stack is a customized version of the original uIP implementation which has several enhancements to boost TCP and UDP throughput.

2.12.2 DHCP CLIENT/SERVER

A DHCP client is embedded in the WINC firmware that can automatically obtain an IP configuration after connecting to a Wi-Fi network.

The WINC firmware provides an instance of a DHCP server that automatically starts when the WINC AP mode is enabled. When the host MCU application activates the AP mode, it is allowed to configure the DHCP Server IP address pool range within the AP configuration parameters.

2.12.3 DNS RESOLVER

The WINC firmware contains an instance of an embedded DNS resolver. This module can return an IP address by resolving the host domain names supplied with the socket API call gethostbyname.

2.12.4 SNTP

The SNTP (Simple Network Time Protocol) module implements an SNTP client used to synchronize the WINC internal clock to the UTC clock.

2.12.5 Enterprise Security

The Enterprise Security module implements the following authentication protocols for establishing a Wi-Fi connection with an AP by WPA/WPA2-Enterprise Security.

- EAP with TLS
- EAP-PEAPv0/v1 with MSCHAPV2
- EAP-TTLSv0 with MSCHAPv2
- EAP-PEAPv0/v1 with MSCHAPv2

2.12.6 TRANSPORT LAYER SECURITY

For TLS implementation, refer to Section 7 "Transport Layer Security (TLS)" for details.

2.12.7 WI-FI PROTECTED SETUP

For WPS protocol implementation, refer to Section 10.3 "Wi-Fi Protected Setup (WPS)" for details.

2.12.8 CRYPTO LIBRARY

The Crypto Library contains a set of cryptographic algorithms used by the common security protocols. This library has an implementation of the following algorithms:

- MD4 Hash algorithm (used only for MsChapv2.0 digest calculation)
- MD5 Hash algorithm
- SHA-1 Hash algorithm
- SHA-256 Hash algorithm
- DES Encryption (used only for MsChapv2.0 digest calculation)
- MS-CHAPv2.0 (used as the EAP-TTLS inner authentication algorithm)
- MS-CHAPv2.0 (used as the EAP-PEAP and EAP-TTLS inner authentication algorithm)
- AES-128, AES-256 Encryption (used for securing WPS and TLS traffic)
- BigInt module for large integer arithmetic (for Public Key Cryptographic computations)
- RSA Public Key cryptography algorithms (includes RSA Signature and RSA Encryption algorithms)

3. WINC Initialization and Simple Application

After powering-up the WINC device, a set of synchronous initialization sequences must be executed, for the correct operation of the Wi-Fi functions. This chapter aims to explain the different steps required during the initialization phase of the system. After initialization, the host MCU application is required to call the WINC driver entry point to handle events from the WINC firmware.

- BSP Initialization
- WINC Host Driver Initialization
- Socket Layer Initialization
- Call WINC Driver Entry Point

Note: The initialization sequence must be completed to successfully operate the WINC start-up procedure.

3.1 BSP Initialization

The BSP is initialized by calling the nm_bsp_init API. The BSP initialization routine performs the following steps:

- Resets the WINC¹ using the corresponding host MCU control GPIOs.
- Initializes the host MCU GPIO which connects to the WINC interrupt line. It configures the GPIO as an interrupt source to the host MCU. During runtime, the WINC interrupts the host to notify the application of events and data pending inside the WINC firmware.
- Initializes the host MCU delay function used within nm_bsp_sleep implementation.

3.2 WINC Host Driver Initialization

The WINC host driver is initialized by calling the m2m_wifi_init API. The host driver initialization routine performs the following steps:

- Initializes the bus wrapper and SPI peripheral. The compilation flag CONF_WINC_USE_SPI must be enabled in conf_winc.h (bus interfaces CONF_WINC_USE_UART and CONF_WINC_USE_I2C are currently not supported).
- Registers an application-defined Wi-Fi event handler.
- Initializes the driver and ensures compatibility between the WINC firmware version and the driver version.
- Initializes the host interface and the Wi-Fi layer and registers the BSP Interrupt.

Note: A Wi-Fi event handler is required for the correct operation of any WINC application.


3.3 Socket Layer Initialization


Socket layer initialization is carried out by calling the socketInit API. It must be called prior to any socket activity. For more information about socket initialization and programming, refer to WINC Sockets API.

¹ Refer to the ATWINC15x0-MR210xB Data Sheet (DS70005304) for more information about the hardware power-up/down sequence.

3.4 WINC Event Handling

The WINC host driver API allows the host MCU application to interact with the WINC firmware. To facilitate interaction, the WINC driver implements the Host Interface (HIF) Protocol as described in **Section 15 "Host Interface (HIF) Protocol"**. The HIF protocol defines how to serialize and de-serialize API requests and response callbacks over the serial bus interface SPI (I2C and UART are currently not supported).





The WINC host driver API provides services to the host MCU applications that are mainly divided in two major categories: Wi-Fi control services and Socket services. The Wi-Fi control services allow actions such as channel scanning, network identification, connection and disconnection. The Socket control services allow application data transfer once a Wi-Fi connection is established.

3.4.1 Asynchronous Events

Some APIs in the ATWINC15x0 host driver are synchronous function calls, where the result is ready by the return of the function. However, most API functions in the ATWINC15x0 host driver are asynchronous. This means that when the application calls an API to request a service, the call is non-blocking and returns immediately, before the requested action is completed. When completed, a notification is provided in the form of a HIF protocol message from the WINC firmware to the host which, in turn, is delivered to the application via a callback² function. Asynchronous operation is essential when the requested service such as Wi-Fi connection may take significant time to complete. In general, the ATWINC15x0 firmware uses asynchronous events to signal the host driver about status change or pending data.

The HIF uses push architecture where the data and events are pushed from the ATWINC15x0 firmware to the host MCU in a First-Come First-Served (FCFS) manner. For instance, the host MCU application has two open sockets: socket 1 and socket 2. If the ATWINC15x0 receives socket 1 data followed by socket 2 data, then HIF delivers socket data in two HIF protocol messages in the order in which it is received. HIF does not allow reading socket 2 data before socket 1 data.

3.4.2 Interrupt Handling

The HIF interrupts the host MCU when one or more events are pending in the ATWINC15x0 firmware. The host MCU application is a big state machine which processes received data and events when the

² The callback is C function which contains an application-defined logic. The callback is registered using the ATWINC15x0 host driver registration API to handle the result of the requested service.

ATWINC15x0 driver calls the event callback function(s). To receive event callbacks, the host MCU application is required to call the $m2m_wifi_handle_events$ API to let the host driver retrieve and process the pending events from the ATWINC15x0 firmware. It is recommended to call this function if any of the following events occur:

- The host MCU application polls the API in main loop or a dedicated task
- When the host MCU receives an interrupt from the ATWINC15x0 firmware

Note: All the application-defined event callback functions registered with the ATWINC15x0 driver run in the context m2m_wifi_handle_events API.

The above HIF architecture allows the ATWINC15x0 host driver to be flexible to run in the following configurations:

- Host MCU with no operating system configuration the MCU main loop is responsible to handle deferred work from the interrupt handler
- Host MCU with operating system configuration a dedicated task or thread is required to call m2m wifi handle events to handle deferred work from the interrupt handler

Note:

- 1. Host driver entry point m2m_wifi_handle_events is **non-reentrant**. In the operating system configuration, it is required to protect the host driver from reentrance by a synchronization object.
- 2. When the host MCU is polling m2m_wifi_handle_events, the API checks for pending unhandled interrupt from the ATWINC15x0. If no interrupt is pending, it returns immediately. If an interrupt is pending, m2m_wifi_handle_events sequentially reads all the pending HIF messages and dispatches the HIF message content to the respective registered callback. If a callback is not registered to handle the type of message, the HIF message content is discarded.

3.5 Example Code

The following example code shows the initialization flow, as described in the previous sections.

```
static void wifi cb(uint8 t u8MsgType, void *pvMsg)
int main (void)
    tstrWifiInitParam param;
    nm bsp init();
    m2m memset((uint8*)&param, 0, sizeof(param));
    param.pfAppWifiCb = wifi cb;
    /*intilize the WINC Driver*/
    ret = m2m wifi init(&param);
    if (M2M SUCCESS != ret) {
        M2M ERR("Driver Init Failed <%d>\n",ret);
        while(1);
    }
    while(1){
        /* Handle the app state machine plus the WINC event handler */
        while (m2m wifi handle events (NULL) != M2M SUCCESS) {
        }
    }
```

4. ATWINC15x0 Configuration

The ATWINC15x0 firmware offers a set of configurable parameters that control its behavior. There is a set of APIs provided to the host MCU application to configure these parameters. The configuration APIs are categorized according to their functionality, into device, network and power saving parameters.

Any parameters left unset by the host MCU application use their default values assigned during the initialization of the ATWINC15x0 firmware. A host MCU application needs to configure its parameters when coming out of cold boot or when a specific configuration change is required.

4.1 Device Parameters

4.1.1 System Time

It is important to set the WINC system to UTC time to ensure a proper validity check of the X509 certificate expiration date. Since the WINC does not contain a built-in Real-Time Clock (RTC), there are two ways to obtain UTC time:

- Using the internal SNTP client this is enabled by default in the WINC firmware at start-up. The SNTP client synchronizes the WINC system clock to the UTC time from the time servers. The NTP server that SNTP client uses can be configured using the API m2m_wifi_configure_sntp. The default NTP server used by the WINC is time-c.nist.gov. The SNTP client uses a default update cycle of one day.
- From the host MCU RTC if the host MCU has a RTC, the application may disable the SNTP client by calling m2m_wifi_enable_sntp(0) (by passing zero as the argument) after the WINC initialization. The application provisions the WINC system time by calling m2m wifi set system time API.

4.1.2 Firmware and Driver Version

During initialization (m2m_wifi_init), the host driver checks the compatibility between the driver and the WINC firmware. The relevant parameters are:

- M2M_HIF_MAJOR_VALUE
- M2M_HIF_MINOR_VALUE

Note: These parameters are stated in release note version information as "Host Interface Level: X.Y".

If the driver and the WINC firmware have the same values of M2M_HIF_MAJOR_VALUE, then they are deemed compatible and m2m wifi init returns with M2M SUCCESS.

If the driver and the WINC firmware have different values of M2M_HIF_MAJOR_VALUE, then they are deemed incompatible and m2m_wifi_init returns with M2M_ERR_FW_VER_MISMATCH. In this case, communication is limited; the only permitted communication is for the driver to request the WINC firmware to switch to the WINC firmware image in the inactive partition of WINC flash, via m2m_wifi_check_ota_rb and m2m_ota_switch_firmware.


Example code to handle this situation is available in the driver file $m2m_{ota.h}$.

4.2 WINC Modes of Operation

The WINC firmware supports the following modes of operation:

- Idle mode
- Wi-Fi STA mode
- Wi-Fi Hotspot (AP)





4.2.1 Idle Mode

After the host MCU application calls the ATWINC15x0 driver initialization m2m_wifi_init API, the ATWINC15x0 remains in Idle mode waiting for any command to change the mode or to update the configuration parameters. In this mode, the ATWINC15x0 enters into Power Save mode which disables the IEEE 802.11 radio and all unneeded peripherals and suspends the ATWINC15x0 CPU. If the ATWINC15x0 receives any configuration commands from the host MCU, it updates the configuration, sends back the response to the host MCU, and then returns to the Power Save mode.

4.2.2 Wi-Fi Station Mode

The ATWINC15x0 enters Station (STA) mode when the host MCU requests connection to an AP using the m2m_wifi_connect or m2m_wifi_default_connect APIs. Note: m2m_wifi_connect is deprecated from v19.6.1 and above. For more details, see 5.3 Wi-Fi Security.

The ATWINC15x0 exits STA mode when it receives a disconnect request from the Wi-Fi AP conveyed to the host MCU application via the event callback M2M_WIFI_RESP_CON_STATE_CHANGED or when the host MCU application decides to terminate the connection via m2m wifi disconnect API.

Note: The supported API functions in this mode use the HIF command types: tenuM2mConfigCmd and tenuM2mStaCmd. See the full list of commands in the m2m types.h header file.

For more information about STA mode, refer to Wi-Fi Station Mode.

4.2.3 Wi-Fi Hotspot (AP) Mode

In AP mode, the WINC allows Wi-Fi stations to connect and obtain the IP address from the WINC DHCP server. To enter AP mode, the host MCU application calls m2m_wifi_enable_ap API. To exit AP mode, the application calls m2m wifi disable ap API.

The supported API functions in this mode use the HIF command types: tenuM2mApCmd and tenuM2mConfigCmd. See the full list of commands in the m2m types.h header file.

For more information about this mode, refer to Wi-Fi AP Mode.

4.3 Network Parameters

4.3.1 Wi-Fi MAC Address

The WINC firmware provides two methods to assign the WINC MAC address:

- Assignment from the host MCU this method occurs when the host MCU application calls the m2m_wifi_set_mac_address API after initialization using m2m_wifi_init API.
- Assignment from the WINC OTP (One-Time-Programmable) memory the WINC supports an
 internal MAC address assignment method through a built-in OTP memory. If MAC address is
 programmed in the WINC OTP memory, the WINC working MAC address defaults to the OTP MAC
 address unless the host MCU application programmatically sets a different MAC address after
 initialization using the API m2m wifi set mac address.

Note:

- OTP MAC address is programmed in the WINC OTP memory at the time of manufacturing.
- Use m2m_wifi_get_otp_mac_address API to check if there is a valid programmed MAC
 address in the WINC OTP memory. The host MCU application can also use the same API to read
 the OTP MAC address octets. m2m_wifi_get_otp_mac_address API not to be confused with
 the m2m_wifi_get_mac_address API which reads the working WINC MAC address in the WINC
 firmware regardless from whether it is assigned from the host MCU or from the WINC OTP.
- For more details on API, refer to the Atmel Software Framework for ATWINC1500 (Wi-Fi).

4.3.2 IP Address

The ATWINC15x0 firmware uses the embedded DHCP client to automatically obtain an IP configuration after a successful Wi-Fi connection. DHCP is the preferred method and therefore it is used as a default method. After the IP configuration is obtained, the host MCU application is notified by the asynchronous event M2M_WIFI_REQ_DHCP_CONF.

Alternatively, the host MCU application can set a static IP configuration by calling the m2m_wifi_set_static_ip API. Before setting a static IP address, it is recommended to disable DHCP using the API m2m_wifi_enable_dhcp(0) and then set the static IP as shown below.

```
In Main(), disable dhcp after m2m wifi init as shown below
/* Initialize Wi-Fi driver with data and status callbacks. */
param.pfAppWifiCb = wifi cb;
ret = m2m wifi init(&param);
if (M2M SUCCESS != ret)
    printf("main: m2m wifi_init call error!(%d)\r\n", ret);
    while (1)
    { }
m2m wifi enable dhcp(0);
Set Static IP when WINC is connected to AP as shown below.
static void wifi cb(uint8 t u8MsgType, void *pvMsg)
    switch (u8MsqType) {
    case M2M WIFI RESP CON STATE CHANGED:
        tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
        if (pstrWifiState->u8CurrState == M2M WIFI CONNECTED) {
            printf("Wi-Fi connected\r\n");
            tstrM2MIPConfig ip client;
            ip client.u32StaticIP = _htonl(0xc0a80167);
                                                               // Provide the required Static
ΤP
```

<pre>ip client.u32DNS = htonl(0xc0a80101);</pre>	<pre>// Provide DNS server details</pre>
<pre>ip client.u32SubnetMask = htonl(0xFFFFFF00);</pre>	<pre>// Provide the SubnetMask for</pre>
the currently connected AP	
<pre>ip client.u32Gateway = htonl(0xc0a80101);</pre>	<pre>// Provide the GAteway IP for</pre>
the AP	
<pre>printf("Wi-Fi setting static ip\r\n");</pre>	
<pre>m2m_wifi_set_static_ip(&ip_client);</pre>	
}	
}	
}	

4.4 Power Save Modes

The WINC firmware supports multiple Power Save modes which provide flexibility to the host MCU application to tweak the system power consumption. The host MCU can configure the WINC Power Saving policy using the m2m wifi set sleep mode and m2m wifi set lsn int APIs.

The WINC supports the following Power Save modes:

- M2M_PS_MANUAL
- M2M_PS_DEEP_AUTOMATIC
- M2M_PS_AUTOMATIC (deprecated, not be used in new implementations)
- M2M_PS_H_AUTOMATIC (deprecated, not be used in new implementations)

Note: M2M_PS_DEEP_AUTOMATIC mode recommended for most applications.

4.4.1 M2M_PS_MANUAL

This is a fully host-driven Power Save mode.

- The WINC sleeps when the host uses the m2m_wifi_request_sleep API. During this period, the host MCU can also sleep for extended durations.
- The WINC wakes up when the host MCU application requests services from the WINC by calling any host driver API function, for example, Wi-Fi or socket operation.

Note: In M2M_PS_MANUAL mode, when the WINC sleeps due to m2m_wifi_request_sleep API, the WINC does not wake up to receive and monitor AP beacon. Beacon monitoring is resumed when the host MCU application wakes up the WINC.

For an active Wi-Fi connection, the AP may exit the connection if the WINC is unavailable due to long sleep time. If connection is dropped, the WINC detects the disconnection on the next wake-up cycle and notifies the host to reconnect to the AP again. To maintain an active Wi-Fi connection for extended durations, the host MCU application must periodically wake up the WINC in order to send a keep-alive Wi-Fi frame to the AP. The host must carefully choose the sleep period to satisfy the tradeoff between keeping the Wi-Fi connection uninterrupted and minimizing the system power consumption.

This mode is useful for applications which send notifications very rarely due to a certain trigger. It also fits applications which periodically send notifications with a very long spacing between notifications. Careful power planning is required when using this mode. If the host MCU decides to sleep for a longer period, it may use M2M_PS_MANUAL or may power off the WINC³. The advantage of this mode compared to powering off the WINC is that M2M_PS_MANUAL saves the time required for the WINC firmware to boot since the firmware is always loaded in the WINC memory. The real advantage and disadvantage depend on the nature of the application. In some applications, the sleep duration can be long enough to be a

³ Refer to the ATWINC15x0-MR210xB Data Sheet (DS70005304) for more information about the hardware power-up/down sequence.

power-efficient decision to power off the WINC and then power it on again and reconnect to the AP when the host MCU wakes up. In other situations, a latency-sensitive application may choose to use M2M_PS_MANUAL to avoid the WINC firmware boot latency on the expense of slightly increased power consumption.

During the WINC Sleep mode, the WINC in M2M_PS_MANUAL mode saves more power than M2M_PS_DEEP_AUTOMATIC mode. In M2M_PS_MANUAL mode, the WINC skips beacon monitoring whereas in M2M_PS_DEEP_AUTOMATIC mode, it wakes up to receive beacons. The comparison also includes the effect of the host MCU sleep duration: if the host MCU sleeps for a longer period, the Wi-Fi connection may frequently drop and the power advantage of the M2M_PS_MANUAL mode is lost due to the power consumed in the Wi-Fi reconnection. In contrast, the M2M_PS_DEEP_AUTOMATIC mode can keep the Wi-Fi connection for long durations at the expense of waking up the WINC to monitor the AP beacon.

4.4.2 M2M_PS_AUTOMATIC

This mode is deprecated and kept for backward compatibility and development reasons. It is not recommended to use in new implementations.

4.4.3 M2M_PS_H_AUTOMATIC

This mode is deprecated and kept for backward compatibility and development reasons. It is not recommended to use in new implementations.

4.4.4 M2M_PS_DEEP_AUTOMATIC

This mode implements the Wi-Fi standard power-saving method in the WINC module. The WINC sleeps and periodically wakes up to monitor AP beacons. The AP is required to buffer data while stations are in Power Save mode and transmit data when stations wake-up. The AP periodically transmits a beacon frame to synchronize with a network for every beacon period. A station, which is in Power Save mode, periodically wakes up to receive the beacon. The beacon conveys information to the station about pending unicast data, which are buffered inside the AP while the station was in Sleep mode. The beacon also provides information about the broadcast/multicast data.

In this mode, the WINC module enters into Sleep state by turning off the IEEE 802.11 radio, MAC, and system clock. Prior to entering the Sleep mode, the ATWINC15x0 programs a hardware timer (running on an internal low-power oscillator) with a sleep period determined by the WINC firmware power management module.

Any of the following events can wake-up the WINC module from Sleep state:

- Expiry of the hardware sleep timer. The WINC wakes up to receive the upcoming beacon from AP.
- The WINC wakes up⁴ when the host MCU application requests services from the WINC by calling any host driver API function, for example, Wi-Fi or socket operation.

4.5 Configuring Listen Interval and DTIM Monitoring

The WINC allows the host MCU application to tweak system power consumption by configuring beacon monitoring parameters. The AP periodically send beacons for every *DTIM period* (for example, 100 ms). The beacon contains a *TIM element* which informs the station about the unicast data for the station that are buffered in the AP. The station negotiates with the AP for a *listen interval*. The listen interval tells the AP for how many beacon periods the station will sleep before it wakes up to receive data buffered in the

⁴ The wake-up sequence is internally handled in the WINC host driver by the hif_chip_wake API. Refer to Section 15 "Host Interface Protocol" for more information.

AP. Some APs might drop buffered data after Listen Interval elapses if the data is not retrieved by the station.

The WINC driver allows the host MCU application to configure beacon monitoring parameters as follows:

- Configure DTIM monitoring that is to enable or disable reception of broadcast/multicast data using the following API:
 - m2m_wifi_set_sleep_mode(desired_mode, 1) to receive broadcast data
 - m2m_wifi_set_sleep_mode(desired_mode, 0) to ignore broadcast data
- Configure the listen interval using the m2m wifi set lsn int API

Note: Listen interval value provided to the m2m_wifi_set_lsn_int API is expressed in the unit of beacon period.

5. Wi-Fi Station Mode

This chapter provides information about the WINC Wi-Fi Station (STA) mode as described in Wi-Fi Station Mode. The STA mode involves a scan operation; association to an AP using parameters (SSID and credentials) provided by the host MCU or using AP parameters stored in the WINC nonvolatile storage (default connection). The chapter also provides information about supported security modes along with code examples.

5.1 Scan Configuration Parameters

5.1.1 Scan Region

The number of RF channels supported varies by geographical region. For example, 13 channels are supported in Asia while 11 channels are supported in North America. By default, the WINC initial region configuration is equal to 14 channels, but this can be changed by setting the scan region using the m2m_wifi_set_scan_region API. The scan region can be selected from the enum tenuM2mScanRegion.

5.1.2 Scan Options

During Wi-Fi scan operation, the WINC sends probe request Wi-Fi frames and waits for the scan wait time to receive probe response frames in the current Wi-Fi channel. After the scan wait time, the WINC switches to the next channel. Increasing the scan wait time increases the possibility to detect more number of access points during scan operation but this leads to more power consumption and overall scan duration. The WINC firmware default scan wait time is optimized to provide the tradeoff between the power consumption and scan accuracy. The WINC firmware provides flexible configuration options to allow the host MCU application to set the scan time. For more details, refer to the m2m_wifi_set_scan_options API.


5.2 Wi-Fi Scan

A Wi-Fi scan operation can be initiated by calling the m2m_wifi_request_scan API. The scan can be performed on all 2.4GHz Wi-Fi channels or on a specific requested channel.

The scan response time depends on the scan options which can be set by calling m2m_wifi_set_scan_options(tstrM2MScanOption* ptstrM2MScanOption). For instance, if the host MCU application requests to scan all channels, the scan time is equal to NoOfChannels(13) * ptstrM2MScanOption->u8NumOfSlot * ptstrM2MScanOption->u8SlotTime.

The scan operation is illustrated in the following figure.

Wi-Fi Station Mode



5.3 Wi-Fi Security

The following types of security are supported in the WINC Wi-Fi STA mode.

- OPEN
- WEP (Wired Equivalent Protocol)
- WPA/WPA2 (Wi-Fi Protected Access Personal Security mode that is Passphrase)
- 802.1X (WPA/WPA2-Enterprise security)

For 802.1X Enterprise Security, the following authentication methods are supported from ATWINC1500 firmware version 19.6.1.

- EAP-TLS
- EAP-PEAPv0/TLS
- EAP-PEAPv1/TLS
- EAP-TTLSv0/MSCHAPv2
- EAP-PEAPv0/MSCHAPv2

• EAP-PEAPv1/MSCHAPv2

The m2m_wifi_connect is deprecated from v19.6.1 and above firmware. The legacy APIs m2m_wifi_connect and m2m_wifi_connect_sc are available as wrappers for the new APIs. Functionally its behavior is unchanged from previously released drivers.

The recommended API for various security type such as OPEN, WEP, WPA/WPA2, 802.1X are summarized in the Table 5-1.

All new connect APIs, enable connection to a particular access point by specifying its BSSID and the SSID. To restrict connection to a specific access point, the application can specify the BSSID (in addition to SSID) in the argument tstrNetworkId -> pu8Bssid.

The application can instruct the WINC whether to store the credentials or not to store in Flash and also whether the saved credentials must be encrypted or not. This is done by configuring the enum tenuCredStoreOption.

For enterprise security, the application can configure WINC to send actual identity or use anonymous identity during phase 1 authentication. This can be done by setting or clearing bUnencryptedUserName in argument tstrAuth1xTls or tstrAuth1xMschap2.

For more details on usage of API m2m_wifi_connect_lx_tls, refer ASF (v3.42 or above) example "WINC1500 Connecting a EAP-TLS / PEAPv0 with TLS / PEAPv1 with TLS Secured AP Example".

For more details on usage of API m2m_wifi_connect_1x_mschap2, refer ASF (v3.42 or above) example "WINC1500 Connecting a EAP-TTLSv0 with MSCHAPv2 / EAP-PEAPv0 with MSCHAPv2 / EAP-PEAPv1 with MSCHAPv2 Secured AP Example".

5.4 On Demand Wi-Fi Connection

The host MCU application may establish a Wi-Fi connection on demand when all the required connection parameters (SSID, security credentials, and so on.) are known to the application. To start a Wi-Fi connection on demand, the application calls the following APIs based on the security type.

Security Type	API
Open	m2m_wifi_connect_open
WEP	m2m_wifi_connect_wep
WPA/WPA2	m2m_wifi_connect_psk
802.1x with MSCHAPv2	m2m_wifi_connect_1x_mschap2
802.1x with TLS	m2m_wifi_connect_1x_tls


Table 5-1.	List of APIs	based on	Security	Туре
------------	--------------	----------	----------	------

Alternatively, the application can call the API m2m_wifi_connect to connect with an access point which supports Open, WEP, WPA/WPA2 and 802.1x with MSCHAPv2. m2m_wifi_connect is deprecated in v19.6.1 and is kept for legacy purpose.

Note: Using the API in the Table 5-1 implies that the host MCU application has prior knowledge of the connection parameters. For instance, connection parameters can be stored on nonvolatile storage attached to the host MCU.

The Wi-Fi on demand connection operation is described in the following figure.

Wi-Fi Station Mode



5.4.1 Example Code

5.4.1.1 Example Code for Connecting to Enterprise Network (PEAP and TTLSv0) with MSCHAPv2 as Phase2 Authentication

```
"WINC1500_ENTERPRISE" /**< Destination SSID */
#define MAIN_WLAN_SSID
                                           "DEMO_USER" /**< RADIUS user account name */
"DemoPassword" /**< RADIUS user account password */
#define MAIN WLAN 802 1X USR NAME
#define MAIN WLAN 802 1X PWD
int main(void)
    int8 t ret;
    tstrWifiInitParam param;
    tstrNetworkId networkId;
    tstrAuth1xMschap2 mschapv2 credential;
    /* Initialize the board. */
   system init();
    /* Initialize the UART console. */
    configure console();
    printf(STRING HEADER);
    /* Initialize the BSP. */
    nm_bsp_init();
    /* Initialize Wi-Fi parameters structure. */
    memset((uint8 t *)&param, 0, sizeof(tstrWifiInitParam));
    /* Initialize Wi-Fi driver with data and status callbacks. ^{\star/}
    param.pfAppWifiCb = wifi cb;
    ret = m2m wifi init(&param);
    if (M2M SUCCESS != ret) {
        printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
        while (1) {
        }
    }
```

```
networkId.pu8Bssid = NULL;
    networkId.pu8Ssid = (uint8 *)MAIN WLAN SSID;
    networkId.u8SsidLen = strlen(MAIN WLAN SSID);
    networkId.enuChannel = M2M WIFI CH ALL;
    mschapv2 credential.pu8Domain = NULL;
    //mschapv2 credential.ul6DomainLen = strlen(mschapv2 credential.pu8Domain);
    mschapv2 credential.pu8UserName = (uint8 *)MAIN WLAN 802 1X USR NAME;
    mschapv2_credential.pu8Password = (uint8 *)MAIN_WLAN_802_1X_PWD;
   mschapv2 credential.u16UserNameLen = strlen(MAIN WLAN 802 1X USR NAME);
    mschapv2 credential.u16PasswordLen = strlen(MAIN WLAN 802 1X PWD);
   mschapv2_credential.bUnencryptedUserName = false;
mschapv2_credential.bPrependDomain = true;
    printf("Connecting to %s\r\n\tUsername:%s\r\n", MAIN WLAN SSID,
MAIN WLAN 802 1X USR NAME);
    m2m wifi connect 1x mschap2( WIFI CRED SAVE ENCRYPTED, &networkId, &mschapv2 credential);
    /* Infinite loop to handle a event from the WINC1500. */
    while (1) {
        while (m2m wifi handle events(NULL) != M2M SUCCESS) {
        }
    }
    return 0;
}
```

5.4.1.2 Example Code for Connecting to PEAP Enterprise Network with TLS as Phase2 Authentication and EAP- TLS

```
/** security information for Wi-Fi connection */
#define MAIN WLAN_SSID
                                              "WINC1500 ENTERPRISE" /**< Destination SSID */
                                             "DEMO USER" /**< RADIUS user account name */
#define MAIN WLAN 802 1X USR NAME
const uint8 \overline{t} modulus[] = { 7** private key modulus extracted from key file */ };
const uint8_t exponent[] = { /** private key exponent coefficient extracted from key file
*/ };
const uint8 t certificate[] = { /** certificate coefficient corresponding to Private Key
*/ };
int main (void)
    int8 t ret;
    tstrWifiInitParam param;
    tstrNetworkId networkId;
    tstrAuth1xTls tls credential;
    /* Initialize the board. */
    system init();
    /* Initialize the UART console. */
    configure console();
    printf(STRING HEADER);
    /* Initialize the BSP. */
    nm_bsp_init();
    /* Initialize Wi-Fi parameters structure. */
    memset((uint8 t *)&param, 0, sizeof(tstrWifiInitParam));
    /* Initialize Wi-Fi driver with data and status callbacks. */
param.pfAppWifiCb = wifi_cb;
    ret = m2m wifi init(&param);
    if (M2M \overline{SUCCESS} != ret)
        printf("main: m2m wifi init call error!(%d)\r\n", ret);
         while (1) {
    printf("Username:%s\r\n",MAIN WLAN 802 1X USR NAME);
    /* Connect to the enterprise network. */
    networkId.pu8Bssid = NULL;
    networkId.pu8Ssid = (uint8 *)MAIN WLAN SSID;
    networkId.u8SsidLen = strlen(MAIN WLAN SSID);
    networkId.enuChannel = M2M WIFI CH ALL;
```

```
tls credential.pu8Domain = NULL;
    tls credential.pu8UserName = (uint8 *)MAIN WLAN 802 1X USR NAME;
    tls credential.pu8PrivateKey_Mod = (uint8 *)modulus;
     tls credential.pu8PrivateKey Exp = (uint8 *)exponent;
    tls_credential.pu8Certificate = (uint8 *)certificate;
tls_credential.u16UserNameLen = strlen(MAIN_WLAN_802_1X_USR_NAME);
     tls credential.ul6PrivateKeyLen = sizeof(modulus);
     tls_credential.ul6CertificateLen = sizeof(certificate);
      tls credential.bUnencryptedUserName = true;
      tls credential.bPrependDomain = true;
    printf("Connecting to %s...\r\n\t\tUsername:%s\r
\n",networkId.pu8Ssid,tls_credential.pu8UserName);
     m2m wifi connect 1x tls(WIFI CRED SAVE ENCRYPTED, &networkId, &tls credential);
    /* Infinite loop to handle a event from the WINC1500. */
    while (1) {
        while (m2m wifi handle events(NULL) != M2M SUCCESS) {
        }
    }
    return 0;
}
```

5.5 Default Connection

The host MCU application establishes the default connection based on the connection profile stored in the WINC serial Flash using the $m2m_wifi_default_connect$ API. This API does not require AP information to establish the connection.

Note: The connection profile information is automatically stored in the WINC Flash when on-demand Wi-Fi connection API is called (see Table 5-1). Saving of this connection profile is dependent on the enum tenuCredStoreOption.

The credentials such as passphrase of the AP or Enterprise certificate and other parameters like SSID, IP address, BSSID are encrypted using AES128-CBC before they are written into the serial Flash. This makes it difficult for an attacker to retrieve the sensitive information even if an attacker has physical access to the device. If there is no cached profile or if a connection cannot be established with any of the cached profile, an event of type M2M_WIFI_RESP_DEFAULT_CONNECT is delivered to the host driver indicating failure.

Upon successful default connection, the host application can read the current Wi-Fi connection status by calling m2m_wifi_get_connection_info API. The m2m_wifi_get_connection_info is an asynchronous API. The actual connection information is provided in the asynchronous event M2M_WIFI_RESP_CONN_INFO in Wi-Fi callback. The callback parameter of type tstrM2MConnInfo provides information about AP SSID, RSSI (AP received power level), security type, IP address obtained by DHCP.

Note: A connection profile is cached in the serial Flash if and only if the connection is successfully established with the target AP.

The Wi-Fi default connection operation is shown in the following figure.

Wi-Fi Station Mode





5.6 Encrypted Credential Storage

In ATWINC15x0 firmware v19.6.1 and above, the credentials such as passphrase of the AP or Enterprise certificate and other parameters like SSID, IP address, BSSID are encrypted using AES128-CBC before they are written into the serial Flash. This makes it difficult for an attacker to retrieve the sensitive information inspite of having physical access to the device. The encryption provided by this feature must not be considered secure. The encryption is only intended to prevent credentials being revealed in plain text by an opportunistic read of ATWINC15x0 Flash. Therefore, other security practices must be followed where possible, such as changing passwords regularly and deleting credentials when they are no longer required.

When requesting for a connection to a network, the application can specify how the connection credentials must be stored in ATWINC15x0 Flash. The options are as follows:

- Do not store credentials
- Store credentials unencrypted
- · Store credentials encrypted

The credentials consist of:

- SSID
- BSSID (if provided)
- WEP key (for WEP connection)
- Passphrase and PSK (for WPA/WPA2 PSK connection)
- Domain, User name and Password (for WPA/WPA2 1x MSCHAPv2 connection)
- Domain, User name, Certificate and Private Key (for WPA/WPA2 1x TLS connection)

The credentials are stored in ATWINC15x0 Flash when connection succeeds, and only one set of credentials is stored at a time; if new credentials need to be stored then the old credentials are removed (overwritten with 0's).

If credentials are stored in ATWINC15x0 Flash, then the application can request subsequent connections without providing the credentials again, using m2m_wifi_default_connect.


If roaming is enabled, roaming can take place regardless of whether the credentials are stored in ATWINC15x0 Flash. (They are stored in data memory for the duration of a connection.) The application can delete credentials from ATWINC15x0 Flash using m2m_wifi_delete_sc.

Note: Version 19.6.1 firmware implements a new format for the ATWINC15x0 Flash store for connection parameters. The effects of this are:

- During a firmware upgrade to v19.6.1, previously stored credentials are reformatted. After the first successful connection to an access point, these stored credentials are encrypted.
- During a firmware upgrade to v19.6.1, previously stored IP address and Wi-Fi channel are deleted.
- After a firmware downgrade from v19.6.1 to previous firmware, credentials stored by v19.6.1 firmware are not readable by the previous firmware. The operation of the previous firmware is otherwise unaffected.

5.7 Simple Roaming

Simple Roaming is a custom feature which is supported by WINC firmware version 19.6.1 and above. With Simple Roaming feature enabled, the ATWINC1500 configured as station can move around in an ESS area with multiple access point. The WINC automatically switches to another AP which has the same SSID, authentication procedure and credentials with better signal strength. Roaming enables a station to change its AP while remaining connected to the network. The following figure explains the simple roaming feature.



In v19.6.1, the WINC roam occurs on link-loss detection with the existing AP, which is determined by tracking beacons and sending NULL frame keep-alive packets. ISO/OSI Layer 2 roaming occurs when the WINC roams from one AP to another AP, both of which are inside the same IP subnet. Layer 3 roaming occurs when the WINC roams from one AP to another AP to another AP which are in different subnets, whereby the WINC attempts to obtain a new IP address within the new subnet via DHCP. As a result of layer 3 roaming, any existing network connections is broken, and the upper layer protocols handle this IP address change if a continuous connection is required in layers 4 and above.

Roaming algorithm is internal to WINC firmware. The Host MCU can enable or disable the roaming functionality using the API's m2m_wifi_enable_roaming and m2m_wifi_disable_roaming. The roaming must be called after the WINC initialization.

When roaming is enabled, if the WINC successfully roamed to a new AP, then the M2M_WIFI_RESP_CON_STATE_CHANGED message with state as M2M_WIFI_ROAMED is sent to host MCU. If the WINC is not able to find a new AP, then M2M_WIFI_RESP_CON_STATE_CHANGED message with state as M2M_WIFI_DISCONNECTED is sent to the host MCU.

The API call m2m_wifi_enable_roaming() sets the ATWINC15x0 to detect link-loss, and when link loss is detected with the existing access point, the following roaming steps are performed.

- A precautionary de-authentication frame is sent to the old AP.
- Scanning is performed to determine if there is an AP within the same ESS as the previous AP in the vicinity.
- If an AP is found, authentication and re-association messages are exchanged with the new AP, followed by a normal 4-way security handshake in the case of WPA/WPA2, or an EAPOL exchange in the case of 802.1x Enterprise security.

- A DHCP request is sent to the new AP to attempt to retain the same IP address. A notification event is sent to the host MCU of type M2M_WIFI_RESP_CON_STATE_CHANGE with the state of M2M_WIFI_ROAMED. Additionally, an M2M_WIFI_REQ_DHCP_CONF event conveying either the same or a new IP address is sent to the host MCU.
- If there is any problem with the connection, or DHCP fails, then a de-authentication message is sent to the AP, and an M2M_WIFI_RESP_CON_STATE_CHANGED event is sent to the host MCU with the state set as M2M WIFI DISCONNECTED.

The bEnableDhcp parameter enables control of whether or not a DHCP request is sent after roaming to a new AP. The API call m2m_wifi_disable_roaming is used to disable roaming.

5.8 Multiple Gain Table

There are restrictions regarding the maximum transmit power of a wireless device according to the regulatory agencies of the region. For Wi-Fi devices, the maximum transmit power is limited according the regulation of the region in which the Wi-Fi device is used. The gain table can be used to configure the transmission power in WINC. The digital gain (DG) that are used for different channels and different data rates are stored in ATWINC15x0 Flash as a table called Gain table. In ATWINC15x0, the Power Amplifier (PA) and Pre-power Amplifier (PPA) values are configured in the firmware directly.

The following figure shows the format of the gain table.

Figure 5-5. Gain Table

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	Channels
	1	-10	-9	-9	-9	-9	-9	-9	-9	-9	-9	-10	-9	-9	-9)
	2	-10	-9	-9	-9	-9	-9	-9	-9	-9	-9	-10	-9	-9	-9	
	5.5	-10	-9	-9	-9	-9	-9	-9	-9	-9	-9	-10	-9	-9	-9	
	11	-10	-9	-9	-9	-9	-9	-9	-9	-9	-9	-10	-9	-9	-9	
	6	-11	-7	-7	-7	-7	-7	-7	-7	-7	-7	-9	-7	-7	-7	
	9	-11	-7	-7	-7	-7	-7	-7	-7	-7	-7	-9	-7	-7	-7	
	12	-11	-7	-7	-7	-7	-7	-7	-7	-7	-7	-9	-7	-7	-7	
	18	-11	-7	-7	-7	-7	-7	-7	-7	-7	-7	-9	-7	-7	-7	
s	24	-11	-7	-7	-7	-7	-7	-7	-7	-7	-7	-9	-7	-7	-7	Digital
Rates	36	-11	-7	-7	-7	-7	-7	-7	-7	-7	-7	-9	-7	-7	-7	
Data	48	-11	-8	-8	-8	-8	-8	-8	-8	-8	-8	-8	-8	-8	-8	
ã	54	-11	-9	-9	-9	-8	-8	-	-8	-8	-	-9	-8	-8	-8	
	mcs0	-12	-7	-7	-7	-7	-7	-7	-7	-7	-7	-10	-7	-7	-7	
	mcs1	-12	-7	-7	-7	-7	-7	-7	-7	-7	-7	-10	-7	-7	-7	
	mcs2	-12	-7	-7	-7	-7	-7	-7	-7	-7	-7	-10	-7	-7	-7	
	mcs3	-12	-7	-7	-7	-7	-7	-7	-7	-7	-7	-10	-7	-7	-7	
	mcs4	-12	-7	-7	-7	-7	-7	-7	-7	-7	-7	-10	-7	-7	-7	
	mcs5	-12	-8	-8	-7	-7	-7	-7	-7	-7	-7	-10	-7	-7	-7	
	mcs6	-12	-9	-8	-8	-8	-8	-8	-8	-8	-8	-10	-8	-8	-8	
	mcs7	-12	-10	-9	-9	-9	-9	-9	-9	-9	-9	-10	-9	-9	-9	J
	1e9c	0														Specific
	1edc	0														Configuratio

The Gain tables are provided as part of firmware update package in form of .csv file available at src/
firmware/Tools/gain_builder/gain_sheets folder. The gain values are downloaded as part of complete download process. For more details, see "WINC Devices – Integrated Serial Flash Memory Download Procedure" document.

Prior to v19.6.1 only one gain table was supported in ATWINC15x0, with which the WINC can only operate in one regulatory region without requiring different Flash content.

The ATWINC15x0 firmware version 19.6.1 or above supports multiple gain table and the Flash can store up to four gain tables. The table can be selected by the Host MCU using the API m2m_wifi_set_gain_table_idx. If the ATWINC15x0 has to operate in multiple region with maximum

© 2018 Microchip Technology Inc.

transmit power allowed in that region, multiple gain table feature can be used to select gain table (by Host MCU) based on the region in which the ATWINC15x0 is operated.

5.8.1 Writing the Gain Table to ATWINC15x0

The gain builder application uses multiple .csv files (up to a maximum of 4) and perform the necessary maths operations on the gain table to calculate the gain values and write them to the Flash:

gain_builder [-table <no_of_tables> <img_path1> <img_path2> <img_path3> <img_path4>] [-index <gain_table_index>][-no_wait] [-port]

Note: The img_path* parameters specify the separate tables, and the index parameter specifies the default table to use on power up.

5.8.2 Selecting a Specific Gain Table

Setting the specific gain table index is achieved using API m2m_wifi_set_gain_table_idx. The m2m_wifi_set_gain_table_idx must be called after the initialization and before any connection request. The corresponding gain tables must be available in the Flash.

Note: The ATWINC15x0 firmware release v19.6.1 contains only one gain table that can be used in all the region.

5.9 Host File Download

The Host File Download is a feature supported in the ATWINC15x0 firmware version 19.6.1 and above. This feature is supported only in the ATWINC1510 device which has 8 Mb Flash. The ATWINC1500 only has 4 Mbit of Flash memory and therefore this feature is not supported for the ATWINC1500. With Host file download feature, the Host MCU can instruct the ATWINC1510 to download a file and save it in the ATWINC1510 Flash. The ATWINC1510 can download the file from a HTTP or a HTTPS web server only. The maximum size of file that can be stored in the ATWINC1510 is 508 KB. This feature is ideal for updating the firmware of host MCU. However, the feature is not limited to MCU OTA only.

When performing MCU OTA updates, there is no enforced file format, so the Application Developer can choose a strategy to perform integrity check validation on the received file. The WINC does not perform any integrity check on the downloaded file and therefore, it is recommended that the Application do it instead.

The feature is designed for single file support and allows for a maximum size of 508 KB. The driver protects against invalid access to the file stored in the WINC's Flash by using file handlers to identify each file. If a new download starts or if the file is erased, access to the file partition is denied. Also, the application can request an explicit erase to delete the file from the ATWINC's Flash, destroying any potentially confidential data.


The API $m2m_ota_host_file_get$ is used to download file from remote location and store it in ATWINC1500 Flash. The $m2m_ota_host_file_get$ can be used to download only one file at a time. When the get file API is called again, the previously stored file is erased and new file download is initiated.

To retrieve the downloaded file from the ATWINC1510 Flash, m2m_ota_host_file_read_spi or m2m_ota_host_file_read_hif API can be used by the host MCU. The completion of file download is notified through the callback registered in m2m_ota_host_file_get API. The user can use the m2m_ota_host_file_read_spi or m2m_ota_host_file_read_hif API by passing required arguments to initiate the file read from the WINC Flash.

5.9.1 Overview

Whenever an application needs information which is stored in a file somewhere in a remote location, the application can use the Host File Download feature to retrieve the file from the remote location and temporarily store it in the WINC's Flash. When a download is successfully completed, a file handler is generated and stored in NVM in the WINC, therefore it is valid even after a WINC reset. After a handler is generated, access to the file is possible via the provided APIs and reading of a file is possible via two mechanisms, HIF and SPI. In either case, the read operation requires the file handler of the file which the application is trying to access, if the handler being requested and the handler internally stored match, then the access is granted. The same procedure is valid for erasing the file. The use of a file handler avoids access to invalid data, for example when trying to concurrently access the file. The following figure depicts the steps which the WINC follows when performing a Host File Download.

Figure 5-6. Host File Download Operation within the WINC



The download starts only if the space available in Flash is enough to store the file which is requested to be downloaded. If Host File Download is requested in the ATWINC1500 (4 Mb Flash), the download fails since there is no Host File partition in Flash and therefore no space to store the file.

The "Start Download" step causes any previously available valid file handler to be invalidated. When "OTA Get Successful" message is received, a new file handler is generated along with the status and the total size of the downloaded file, they are included in the Download completion notification sent to the host.

5.9.2 OTA Initialization

To use the Host File Download feature, the WINC and the OTA driver must be initialized. The following is the procedure for OTA initialization:

 m2m_wifi_init or m2m_wifi_reinit – this API is required to initialize the WINC and to set up the callback for the HIF communication. After this step, the WINC can be configured to connect to a network and download a file. For more details to understand when to use each of these two options, see the API documentation. 2. m2m_ota_init – this API registers the OTA callback, which is required to execute any callbacks configured through the Host File Download APIs and to notify the Application of file download status.

5.9.3 Using Host File Download for MCU OTA

Host File Download allows an application to download a file from a remote location. The link to the file can be through a secure connection and once the file is downloaded, it is stored in the WINC's Flash and the Application is notified about it. The files to download can be of any kind and are not limited to MCU binaries, making this feature both flexible and powerful. One example would be the download of text files, which can hold, for instance, a file checksum, which can later be used by the Application to verify the integrity of the downloaded binary. An Host MCU OTA requires the following steps:

- Provide an http/https link to the file to tell WINC to download the file from a specific remote location, which can be done using API m2m_ota_host_file_get.
- Read the image from the WINC using spi_flash_read. Since there is a limitation currently in which the bootloader would also need to perform m2m_wifi_init, m2m_ota_init and only then it should do m2m_ota_host_file_read_spi to read the image from WINC.
 m2m_ota_host_file_read_hif and m2m_ota_host_file_read_spi are not used in the ASF Example for MCU OTA to keep the driver footprint small while working around the limitation described above. However, this limitation is only present when the Application needs to be reset, or in this case switch to a bootloader, the WINC driver will lose track of the file handler and will have to load it again through the initialization process. If no reset or shutdown need to be performed and if no different Application needs to be loaded after downloading the file, these two APIs can be used.




Figure 5-7. Example Host File Download for MCU OTA

Other steps that must be considered by the Application Developer are:

- It is recommended to verify the integrity of the image using a checksum calculation and match it against a previously known checksum. The user can design the validation mechanism since no predefined file format is enforced for MCU OTA.
- There is an option to erase the file from Flash. Although this is not mandatory before requesting a new download, it can be useful for security purposes, ensuring that sensitive data is unavailable after its use.

Note: The WINC does not perform any integrity check of any of the downloaded files via Host File Download and that must be checked by the application.

5.9.4 API Description

For a more detailed description of the APIs, refer to WINC1500_SW_API.chm.

5.9.4.1 OTA File Get

```
NMI_API sint8 m2m_ota_host_file_get
(
unsigned char *pcDownloadUrl,
tpfFileGetCb pfHFDGetCb
);
```

This API is used to get a file which links to the file stored remotely. The link is passed to the WINC to establish a TCP connection to retrieve the file from that location. It is also possible to use a server configured for TLS.

A callback must also be provided so that it is executed when the File Get operation completes. The status of the File Get is passed onto this callback and if the status is successful, the file handler generated by the WINC and the total size of the downloaded file is passed correctly to the callback.

5.9.4.2 File Get Callback

```
typedef void (*tpfFileGetCb)
(
uint8 u8Status,
uint8 u8Handler,
uint32 u32Size
);
```

The callback for the File Get receives three arguments; status of the File Get request, file handler ID and the total size of the file. If the status is OTA_STATUS_SUCCESS, then the file handler and size can be used, otherwise its values are not populated. From the Application's point of view, they must not be considered valid.

The file handler is auto-generated in the WINC and it identifies the file. Only when a download finishes successfully, the corresponding file handler is generated. The handler is required to both read from the file or erase the file. Similarly, if the download is aborted or interrupted, then the handler is not generated, instead the handler will have the value of HFD_INVALID_HANDLER, which blocks any further operation on the Flash through the APIs.

When the file download completes successfully, the total size of the download file is passed to the callback to notify the application. Using which the application tracks the total size of the downloaded data and the amount of data read.

5.9.4.3 OTA File Read HIF

```
NMI_API sint8 m2m_ota_host_file_read_hif
(
uint8 u8Handler,
uint32 u32Offset,
uint32 u32Size,
```

```
tpfFileReadCb pfHFDReadCb
);
```

When the download completes, the file is stored in the WINC's Flash. This API can be used to read the file from the WINC using HIF messages. It is mandatory to have a valid handler, not having one could mean that the file has been invalidated and therefore it must be unavailable for any operation. This protects read against invalid or corrupted data.

The offset marks the position in bytes of Flash to read from, counting from the beginning of the file. Therefore, an offset of zero is translated as reading from the beginning of the file. Size specifies the amount of bytes to read, starting at the offset defined. The last argument is the callback to be executed when the read is complete.

Advantages (vs SPI read)

- While reading a file using HIF messages, the host can continue operation, being notified by an interrupt from the WINC when data read is complete.
- Does not require the WINC to be reset after the read is complete.

Disadvantages (vs SPI read)

• File reads via HIF are slightly slower than reads via SPI.

5.9.4.4 File Read HIF Callback

```
typedef void (*tpfFileReadCb)
(
uint8 u8Status,
void *pBuff,
uint32 u32Size
);
```

The callback is only executed after a file read via HIF messages and it receives three arguments.

- The first argument is the status of the read, if the read is unsuccessful, then the other arguments will have irrelevant values.
- The second argument is a pointer to the buffer of data read.
- The third argument is size, which indicates the amount of data read and therefore contained in the buffer (maximum 128 bytes).

Specifying large amounts of data to be read via the HIF may exceed the buffer maximum size (128 bytes), therefore it is recommended to use u32Size to offset a second read from within this callback. This requires the application to track the total size of the file and the amount of bytes read, requesting the reading of each section at a time until the end of the file is reached.

5.9.4.5 OTA File Read SPI

```
NMI_API sint8 m2m_ota_host_file_read_spi
(
    uint8 u8Handler,
    uint8 *pu8Buff,
    uint32 u32Offset,
    uint32 u32Size
);
```

The file read via SPI is similar to the read via HIF. The use of a callback is not considered, because to access the WINC's Flash via SPI, the WINC must be set into a certain mode to allow for safe read/write of its Flash. Therefore, it is typical to use a loop to read all the data necessary while the WINC is in that state and then restart the WINC.

To use this API, the application must call m2m_wifi_download_mode to make the WINC safe for read/ write Flash access and once the read is completed, the WINC must be reinitialized (m2m_wifi_reinit,

© 2018 Microchip Technology Inc.

m2m_ota_init) and to connect to the network again if the Application based on the request. pu8Buff is a pointer to a buffer provided by the Application and to where the data will be read to.

Advantages (vs HIF read)

• SPI read is faster than HIF Read.

Disadvantages (vs HIF read)

- Requires the WINC to set into a special mode and restart later.
- Generally blocks as the read are done within a loop to minimize WINC reset.

5.9.4.6 OTA File Erase API

```
NMI_API sint8 m2m_ota_host_file_erase
(
uint8 u8Handler,
tpfFileEraseCb pfHFDEraseCb
);
```

The File Erase API requires the following two arguments:

- The first argument is a handler of the file to erase, to ensure that it is valid to perform a Flash erase.
- The second argument is a callback which executes when the erase is complete.

Having a callback to tell the Application when the erase has been completed is useful to act as a trigger for a subsequent operation (example, download a second file).

Note: The file erase performs an erase of the entire host file partition and any file handler is destroyed regardless of the end result of the erase operation in the WINC. Since the data in the Flash is partially or completely destroyed, the handlers are invalidated when the process starts for safety.

5.9.4.7 File Erase Callback

```
typedef void (*tpfFileEraseCb)
(
uint8 u8Status
);
```

The callback for a File Erase receives the erase status of the operation. A status of OTA_STATUS_SUCCESS ensures that the data has been completely erased, any other result does not ensure that the data is still valid, but also do not ensure that the data has been completely erased.

5.9.4.8 OTA Abort API

```
NMI_API sint8 m2m_ota_abort
(
void
);
```

If a Host File Download has been started and the Application decides to cancel the download, it can issue a call to this API to do so. This does not require any input parameter.

Note: This API is shared with the WINC OTA and if issued when a WINC OTA is in progress, the WINC OTA is canceled.

5.9.5 Limitations

- Out of 512 KB of Flash in the ATWINC1510, the first sector (of size 4 KB) is used by the WINC for storing the file information for host file download feature. Which means that a total of 508 KB size of Flash can be used by application to store the host file.
- The feature is only supported in ATWINC1510 since the ATWINC1500 only has 4 Mbit of Flash memory, which means there is no space to store a file.

- There is no file system and only one file is stored at a time. When the get file is called again, the previously stored file is erased and a new file download is initiated.
- The WINC OTA firmware download and the Host OTA file download cannot run concurrently.
- The WINC interprets 404 Not Found error when application attempts to download a broken or dead link and provides the OTA_STATUS_SERVER_ERROR error status. The WINC does not interpret any other message for broken link. The WINC downloads the error message into SPI Flash and indicates Host as file download. It is the application's responsibility to check if the file is valid.

5.9.6 Built in Automated Test Equipment (ATE) Mechanism

A factory flashed ATWINC15x0 module running the v19.6.1 firmware has a special ATE firmware in the Flash space reserved for OTA transfers (which is overwritten by the first OTA update).

A host API can be called during WINC initialization that causes the device to boot into this special firmware (m2m_ate_init). The API to control the ATE functions provided by this firmware is detailed in \ASF\common\components\wifi\winc1500\driver\include\m2m ate mode.h.

The following is the sample code.

```
int main (void)
    /* Initialize the board. */
   system init();
    /* Initialize the UART console. */
    configure console();
   printf(STRING HEADER);
    /* Initialize the BSP. */
   nm bsp init();
    /*Check if initialization of ATE firmware is succeeded or not*/
    if (M2M SUCCESS == m2m ate init())
        /*Run TX test case if defined*/
        #if (M2M ATE RUN TX TEST CASE == ENABLE)
        start tx test (M2M ATE TX RATE 1 Mbps INDEX);
        #endif
        /*Run RX test case if defined*/
        #if (M2M ATE RUN RX TEST CASE == ENABLE)
        start_rx_test();
        #endif
        /*De-Initialization of ATE firmware test mode*/
        m2m ate deinit();
    }
    else
    {
       M2M ERR("Failed to initialize ATE firmware.\r\n");
        while(1);
    }
    #if ((M2M_ATE_RUN_RX_TEST_CASE == ENABLE) && (M2M ATE RUN TX TEST CASE == ENABLE))
    M2M INFO("Test cases have been finished.\r\n");
    #else
    M2M INFO("Test case has been finished.\r\n");
    #endif
    while(1);
}
#if (M2M_ATE_RUN TX TEST CASE == ENABLE)
static void start tx test (uint8 t tx rate)
{
    tstrM2mAteTx tx struct;
```

ATWINC15x0 Wi-Fi Station Mode

```
/*Initialize parameter structure*/
    m2m memset((uint8 *)&tx struct, 0 , sizeof(tx struct));
    /*Set TX Configuration parameters,
     *refer to tstrM2mAteTx for more information about parameters*/
    tx_struct.channel_num = M2M_ATE_CHANNEL_11;
tx_struct.data_rate = m2m_ate_get_tx_rate(tx_rate);
tx_struct.dpd_ctrl = M2M_ATE_TX_DPD_DYNAMIC;
    tx_struct.duty_cycle = M2M_ATE_TX_DUTY_1;
tx_struct.frame_len = 1024;
    tx struct.frame len
    tx_struct.num_frames = 0;
    tx_struct.phy_burst_tx = M2M_ATE_TX_SRC_MAC;
tx_struct.tx_gain_sel = M2M_ATE_TX_GAIN_DYNAMIC;
    tx_struct.use_pmu = M2M_ATE_PMU_DISBLE;
tx_struct.cw_tx = M2M_ATE_TX_MODE_CW;
    tx struct.xo offset x1000 = 0;
    /*Start TX Case*/
    if (M2M ATE SUCCESS == m2m ate start tx(&tx struct))
    {
         uint32 u32TxTimeout = M2M ATE TEST DURATION IN SEC;
        M2M INFO(">>Running TX Test case on CH<%02u>.\r\n", tx struct.channel num);
        do
         {
             nm bsp sleep(1000);
             printf("%02u\r", (unsigned int)u32TxTimeout);
         }while(--u32TxTimeout);
         if (M2M ATE SUCCESS == m2m ate stop tx())
         {
             M2M INFO("Completed TX Test successfully.\r\n");
    }
    else
    {
        M2M INFO("Failed to start TX Test case.\r\n");
#endif
#if (M2M_ATE_RUN_RX_TEST_CASE == ENABLE)
static void start rx test(void)
    tstrM2mAteRx rx struct;
    /*Initialize parameter structure*/
    m2m memset((uint8 *)&rx struct, 0, sizeof(rx struct));
    /*Set RX Configuration parameters*/
    rx_struct.channel_num = M2M_ATE_CHANNEL_6;
rx_struct.use_pmu = M2M_ATE_PMU_DISBLE;
    rx_struct.xo_offset_x1000 = 0;
    /*Start RX Case*/
    if(M2M ATE SUCCESS == m2m ate start rx(&rx struct))
    {
         tstrM2mAteRxStatus rx data;
         uint32 u32RxTimeout = M2M ATE TEST DURATION IN SEC;
        M2M_INFO(">>Running RX Test case on CH<%02u>.\r\n", rx_struct.channel_num);
        do
         {
             m2m ate read rx status(&rx data);
             M2M_INFO("Num Rx PKTs: %d, Num ERR PKTs: %d, PER: %1.3f",
(int)rx_data.num_rx_pkts, (int)rx_data.num_err_pkts,
                 (rx data.num rx pkts>0)?((double)rx data.num err pkts/
(double)rx_data.num_rx_pkts):(0);
            nm_bsp_sleep(1000);
        }while(--u32RxTimeout);
printf("\r\n");
         if (M2M ATE SUCCESS == m2m ate stop rx())
         {
             M2M INFO("Compeleted RX Test successfully.\r\n");
```

```
else
{
    M2M_INFO("Failed to start RX Test case.\r\n");
    }
}
#endif
```

6. Socket Programming

6.1 Overview

The ATWINC15x0 socket Application Programming Interface (API) allows the host MCU application to interact with intranet and remote internet hosts. The ATWINC15x0 socket API is based on the BSD (Berkeley) sockets. This chapter explains the ATWINC15x0 socket programming and how it differs from regular BSD sockets.

Note: The reader must have a basic understanding of the following topics before reading this chapter:

- BSD sockets
- TCP
- UDP
- Internet protocols

6.1.1 Socket Types

The ATWINC15x0 socket API provides two types of sockets:

- Datagram sockets (connectionless sockets) uses the UDP protocol
- Stream sockets (connection-oriented sockets) uses the TCP protocol

6.1.2 Socket Properties

Each ATWINC15x0 socket is identified by a unique combination of the following:

- Socket ID a unique identifier for each socket. This is the return value of the socket API.
- Local socket address a combination of the ATWINC15x0 IP address and port number assigned by the ATWINC15x0 firmware for the socket.
- Protocol transport layer protocol, either TCP or UDP.
- Remote socket address applicable only for TCP stream sockets. This is necessary since TCP is
 connection oriented. Each connection made to a specific IP address and port number requires a
 separate socket. The remote socket address can be obtained in the socket event callback which is
 described in the succeeding section.

Note: TCP port 53 and UDP port 53 represent two different sockets.

6.1.3 Limitations

- The ATWINC15x0 sockets API support up to 7 TCP sockets and 4 UDP sockets.
- The ATWINC15x0 sockets API support only IPv4. It does not support IPv6.

6.2 Sockets API

6.2.1 API Prerequisites

- C header file socket.h this includes all the necessary socket API function declarations. When using any ATWINC15x0 socket API as described in the following sections, the host MCU application must include the socket.h header file.
- Initialization the ATWINC15x0 socket API initializes once before calling any socket API function.
 This is done using the socketInit API described in Socket API Functions.

6.2.2 Non-blocking Asynchronous Socket APIs

Most ATWINC15x0 socket APIs are asynchronous function calls that do not block the host MCU application. The behavior of the ATWINC15x0 asynchronous APIs are described in Asynchronous Events.

For example, the host MCU application can register an application-defined socket event callback function using the ATWINC15x0 socket API registerSocketCallback. When the host MCU application calls the socket API connect, the API returns a zero value (SUCCESS) immediately indicating that the request is accepted. The host MCU application must then wait for the ATWINC15x0 socket API to call the registered socket callback when the connection is established or if a connection time-out occurred. The socket callback function provides the necessary information to determine the connection status.

6.2.3 Socket API Functions

The ATWINC15x0 socket API provides the following functions.

6.2.3.1 socketInit

The host MCU application must call the API socketInit once during initialization. The API is a synchronous API.

6.2.3.2 registerSocketCallback

The registerSocketCallback function allows the host MCU application to provide the ATWINC15x0 sockets with application-defined event callbacks for socket operations. The API is a synchronous API. The API registers the following callbacks:

- The socket event callback
- The DNS resolve callback

The socket event callback is an application-defined function that is called by the ATWINC15x0 socket API whenever a socket event occurs. Within this handler, the host MCU application must provide an application-defined logic that handles the events of interest.

The DNS resolve event handler is the application-defined function that is called by the ATWINC15x0 socket API to return the results of gethostbyname. By implication, this only occurs after the host MCU application has called the gethostbyname function. If successful, the callback provides the IP address for the desired domain name.

6.2.3.3 socket

The socket function creates a new socket of a specified type and returns the corresponding socket ID. The API is a synchronous API.

The socket ID is required by most other socket functions and is also passed as an argument to the socket event callback function to identify which socket generated the event.

6.2.3.4 connect

The connect function is used with TCP sockets to establish a new connection to a TCP server.


The connect function results in a SOCKET_MSG_CONNECT sent to the socket event handler callback upon completion. The connect event is sent when the TCP server accepts the connection or, if no remote host response is received, after a time-out interval of approximately 30 seconds.

Note: The SOCKET_MSG_CONNECT event callback provides a tstrSocketConnectMsg containing an error code. The error code value indicates:

• Zero value to indicate the successful connection or

Negative value to indicate an error due to a time-out condition or if connect is used with UDP socket.

The following figure shows the ATWINC15x0 socket API connect to remote server host. **Figure 6-1. TCP Client API Call Sequence**



6.2.3.5 bind

The bind function can be used for server operation for both UDP and TCP sockets. It is used to associate a socket with an address structure (port number and IP address).

The bind function call results to a <code>SOCKET_MSG_BIND</code> event sent to the socket callback handler with the bind status. Calls to <code>listen</code>, <code>send</code>, <code>sendto</code>, <code>recv</code>, and <code>recvfrom</code> functions must not be issued until the bind callback is received.

6.2.3.6 listen

The listen function is used for server operations with TCP stream sockets. After calling the listen API, the socket accepts a connection request from a remote host. The listen function causes a <code>SOCKET_MSG_LISTEN</code> event notification to be sent to the host after the socket port is ready to indicate listen operation success or failure.


When a remote peer establishes a connection, a SOCKET_MSG_ACCEPT event notification is sent to the application.

6.2.3.7 accept

The accept function is deprecated and calling this API has no effect. It is kept only for backward compatibility.

Note: The listen API implicitly accepts the TCP remote peer connections request.

Figure 6-2. TCP Server API Call Sequence



Although the accept function is deprecated, the SOCKET_MSG_ACCEPT event occurs whenever a remote host connects to the ATWINC15x0 TCP server. The event message contains the IP address and port number of the connected remote host.

6.2.3.8 send

The send function is used by the application to send data to a remote host. The send function can be used to send either UDP or TCP data depending on the type of socket.

- For a TCP socket a connection must be established first.
- For a UDP socket, the recommended way is to use sendto API, where the destination address is defined. However, it is possible to use send API instead of sendto API. For this, at least one successful call must be made to sendto API prior to the consecutive calls of send function. This ensures that the destination address is saved in the ATWINC15x0 firmware.

The send function generates a SOCKET_MSG_SEND event callback after the data is transmitted to the remote host. For TCP sockets, this event guarantees that the data is delivered to the remote host TCP/IP stack (the remote application must use the recv function to read the data). For UDP sockets, it means that the data is transmitted, but there is no guarantee that the data is delivered to the remote host as per UDP protocol. The application is responsible to guarantee data delivery in the UDP sockets case.

The SOCKET_MSG_SEND event callback returns the size of the data transmitted of the transmission in the success case and zero or negative value in case of an error.

© 2018 Microchip Technology Inc.

6.2.3.9 sendto

The sendto function is used by the application to send UDP data to a remote host. It can only be used with UDP sockets. The IP address and port of the destination remote host is included as a parameter to the sendto function.

The SOCKET_MSG_SENDTO event callback returns the size of the data transmitted in the success case and zero or negative value in case of an error.

6.2.3.10 recv/recvfrom

The recv and recvfrom functions are used to read data from TCP and UDP sockets, respectively, and their operation is otherwise identical.

The host MCU application calls the recv or recvfrom function with a pre allocated buffer. When the SOCKET_MSG_RECV or SOCKET_MSG_RECVFROM event callback arrives, this buffer must have the received data.

The received data size indicates the status as follows:

- Positive data is received
- Zero socket connection is terminated
- Negative indicates an error

In the case of TCP sockets, it is recommended to call the recv function after each successful socket connection (client or server). Otherwise, the received data is buffered in the ATWINC15x0 firmware wasting the system's resources until the socket is explicitly closed using a close function call.

6.2.3.11 close

The close function is used to release the resources allocated to the socket and, for a TCP stream socket, also terminate an open connection.

Each call to the socket function must match with a call to the close function. In addition, sockets that are accepted on a server socket port must be closed using this function.

6.2.3.12 setsockopt

The setsockopt function may be used to set socket options to control the socket behavior.

The options supported are as follows:

- SO_SET_UDP_SEND_CALLBACK enables or disables the send /sendto event callbacks. The user may want to disable the sendto event callback for UDP sockets to enhance the socket connection throughput.
- IP_ADD_MEMBERSHIP enables subscribe to an IP Multicast address.
- IP DROP MEMBERSHIP enables unsubscribe to an IP Multicast address.
- SOL SSL SOCKET sets SSL Socket. The following are the options supported for SSL socket:
 - SO_SSL_BYPASS_X509_VERIF command allows opening of the SSL socket to bypass the X509 certification verification process.
 Example:

```
struct sockaddr_in addr_in;
int optVal =1;
addr_in.sin_family = AF_INET;
addr_in.sin_port = _htons(MAIN_HOST_PORT);
addr_in.sin_addr.s_addr = gu32HostIp;
/* Create secure socket */
if (tcp_client_socket < 0) {
tcp_client_socket = socket(AF_INET, SOCK_STREAM,
```

```
SOCKET FLAGS SSL);
                             }
                             /* Check if socket was created successfully */
                             if (tcp client socket == -1)
                            printf("socket error.\r\n");
                             close(tcp client socket);
                            return -1:
                             /* Enable X509 bypass verification */
                             setsockopt(tcp client socket,
SOL SSL SOCKET, SO SSL BYPASS X509 VERIF, &optVal, sizeof(optVal));
                             /* If success, connect to socket */
                             if (connect(tcp client socket, (struct sockaddr
*)&addr in,
                             sizeof(struct sockaddr in)) !=
                             SOCK ERR NO ERROR) {
                            printf("connect error.\r\n");
                             return SOCK ERR INVALID;
```

- SO_SSL_SNI command sets the Server Name Indicator (SNI). During TLS handshake process, client can indicate which hostname it is trying to connect by setting Server Name in (extended) client hello. SNI allows a server to present multiple certificates on the same IP address and TCP port number and hence allows multiple secure websites to be served by the same IP address without requiring all of the websites to use the same certificate.
- SO_SSL_ENABLE_SNI_VALIDATION enables SNI validation functionality in case SNI is set. The server name validation is disabled by default. To enable server name validation, both SO_SSL_SNI and SO_SSL_ENABLE_SNI_VALIDATION must be set by the application through setsockopt() as shown in the example code snippet. When the SNI validation is enabled, the SNI is compared with the common name (CN) in the received server certificate. If the supplied SNI does not match the CN, the SSL connection will be forcibly closed by the ATWINC15x0 firmware.

Example:

```
#define MAIN HOST NAME
                                  "www.google.com"
                               struct sockaddr in addr in;
                               int optVal =\overline{1};
                               addr_in.sin_family = AF_INET;
                               addr_in.sin_port = _htons (MAIN HOST PORT);
                               addr in.sin addr.s addr = gu32HostIp;
                               /* Create secure socket */
                               if (tcp client socket < 0) {
                               tcp client socket = socket(AF INET, SOCK STREAM,
SOCKET FLAGS SSL);
                               }
                               /* Check if socket was created successfully */
                               if (tcp client socket == -1) {
                               printf("socket_error.\r\n");
                               close(tcp_client_socket);
                               return -1;
                               /* set SNI on SSL Socket */
                               setsockopt(tcp client socket,
SOL SSL SOCKET, SO SSL SNI,
                               MAIN HOST NAME, sizeof (MAIN HOST NAME));
                               /* Enable SSL SNI validation */
                               setsockopt(tcp_client_socket, SOL_SSL_SOCKET,
SO_SSL_ENABLE_SNI_VALIDATION,&optVal,sizeof(optVal));
                               /* If success, connect to socket */
                               if (connect(tcp client socket, (struct sockaddr
*)&addr_in, sizeof(
```

```
struct sockaddr_in)) != SOCK_ERR_NO_ERROR) {
printf("connect error.\r\n");
return SOCK_ERR_INVALID;
}
```

 SO_SSL_ENABLE_SESSION_CACHING command allows the TLS to cache the session information to speed up the future TLS session establishment.
 Example:

```
struct sockaddr in addr in;
                                         optVal =1;
                                  int
                                  addr_in.sin_family = AF_INET;
addr_in.sin_port = _htons(MAIN_HOST_PORT);
                                  addr in.sin addr.s addr = gu32HostIp;
                                   /* Create secure socket */
                                  if (tcp_client_socket < 0)</pre>
                                  tcp client socket = socket(AF INET, SOCK STREAM,
SOCKET FLAGS SSL);
                                   /* Check if socket was created successfully */
                                  if (tcp_client_socket == -1) {
                                  printf("socket error.\r\n");
                                  close(tcp client socket);
                                  return -1;
                                  }
                                   /* Enable SSL Session cache */
                                  setsockopt(tcp_client socket,
SOL SSL SOCKET, SO SSL ENABLE SESSION CACHING, & optVal, sizeof(optVal));
                                   /* If success, connect to socket */
                                  if (connect(tcp client socket, (struct sockaddr
*)&addr in, sizeof(struct
                                  sockaddr in)) != SOCK ERR NO ERROR) {
                                  printf("connect error.\r\n");
                                  return SOCK ERR INVALID;
                                   }
```

AWARNING SO_SSL_BYPASS_X509_VERIF is only provided for debugging and testing purposes. It is NOT recommended to use this socket option in production software applications.

6.2.3.13 gethostbyname

The gethostbyname function is used to resolve a host name (for example, URL) to a host IP address via the Domain Name System (DNS). This is limited only to IPv4 addresses. The operation depends on the configuration of a DNS server IP address and access to the DNS hierarchy through the internet.

After gethostbyname is called, a callback to the DNS resolver handler is made. If the IP address is determined, a positive value is returned. If it cannot be determined or if the DNS server is not accessible (30-second time-out), an IP address value of zero is indicated.

Note: An IP returns a zero value to indicate an error (for example, the internet connection is down or DNS is unavailable) and the host MCU application may try the function call gethostbyname again later.

6.2.4 Summary

The following table summarizes the ATWINC15x0 socket API and shows its compatibility with BSD socket APIs.

Table 6-1. ATWINC15XU Socket API Summary	Table 6-1.	ATWINC15x0 Socket API Summary
--	------------	-------------------------------


BSD API	ATWINC15x0 API	ATWINC15x0 API Type	Server/ Client	TCP/UD P	Brief		
socket	socket	Synchronous	Both	Both	Creates a new socket.		
connect	connect	Asynchronous	Client	TCP	Initializes a TCP connection request to a remote server.		
bind	bind	Asynchronous	Server	Both	Binds a socket to an address (address/port).		
listen	listen	Asynchronous	Server	TCP	Allows a bound socket to listen to remote connections for its local port.		
accept	accept	Deprecated, Implicit accept in listen.					
send	send	Asynchronous	Both	Both	Sends packet.		
sendto	sendto	Asynchronous	Both	UDP	Sends packet over UDP sockets.		
write	-	Not supported					
recv	recv	Asynchronous	Both	Both	Receives packet.		
recvfrom	recvfrom	Asynchronous	Both	Both	Receives packet.		
read	-	Not supported					
close	close	Synchronous	Both	Both	Terminates the TCP connection and release system resources.		
gethostbyname	gethostbyname	Asynchronous	Both	Both	Gets the IP address of a certain host name		
gethostbyaddr	-	Not supported					
select	-	Not supported					
poll	-	Not supported					
setsockopt	setsockopt	Synchronous	Both	Both	Sets socket option.		
getsockopt		Not supported					
htons/ntohs	_htons/_ntohs	Synchronous	Both	Both	Converts 2 byte integer from the host representation to the Network byte order representation (and vice versa).		

continued									
BSD API	ATWINC15x0 API	ATWINC15x0 API Type	Server/ Client	TCP/UD P	Brief				
htonl/ntohl21	_htonl/_ntohl	Synchronous	Both	Both	Converts 4 byte integer from the host representation to the Network byte order representation (and vice versa).				

6.3 Socket Connection Flow

In the following sub-sections, the TCP and UDP (client and server) operations are described in details.


Figure 6-3. Typical Socket Connection Flow



6.3.1 TCP Client Operation

The following figure shows the flow for transferring data with a TCP client.

Figure 6-4. TCP Client Sequence Diagram




Note:

- 1. The host application must register a socket notification callback function. The function must be of tpfAppSocketCb type and must handle socket event notifications appropriately.
- 2. If the client knows the IP of the server, it may call connect directly as shown in the figure above. If only the server URL is known, then the application must resolve the server URL first calling the gethostbyname API.

6.3.2 TCP Server Operation

Figure 6-5. TCP Server Sequence Diagram




Note: The host application must register a socket notification callback function. The function must be of type tpfAppSocketCb and must handle socket event notifications appropriately.

6.3.3 UDP Client Operation

The following figure shows the flow for transferring data with a UDP client.

Figure 6-6. UDP Client Sequence Diagram




Note:

- 1. The first send message must be performed with the sendto API with the destination address specified.
- 2. If further messages are sent to the same address, the send API can also be used. For more details, refer to send.
- 3. recv can be used instead of recvfrom.

6.3.4 UDP Server Operation


The following figure shows the flow for transferring data after establishing a UDP server.

Figure 6-7. UDP Server Sequence Diagram



6.3.5 DNS Host Name Resolution

The following figure shows the flow of DNS host name resolution. **Figure 6-8. DNS Resolution Sequence**



Note:

- 1. The host application requests to resolve hostname (for example, http://www.foobar.com), by calling the function gethostbyname.
- 2. Before calling the gethostbyname, the application must register a DNS response callback function using the function registerSocketCallback.
- 3. After the ATWINC15x0 DNS_Resolver module obtains the IP Address (hostIP) corresponding to the given HostName, the dnsResolveCB is called with the hostIP.
- 4. If an error occurs or if the DNS request encounters a time-out, the dnsResolveCB is called with IP Address value zero indicating a failure to resolve the domain name.

6.4 Example Code

This section provides code examples for different socket applications. For additional socket code examples, refer to the Wi-Fi Network Controller Software Programming Guide.

6.4.1 TCP Client Example Code

```
SOCKET
              clientSocketHdl;
uint.8
             rxBuffer[256];
/* Socket event handler. */
void tcpClientSocketEventHandler(SOCKET sock, uint8 u8Msq, void * pvMsq)
{
    if(sock == clientSocketHdl)
    {
        if (u8Msg == SOCKET MSG CONNECT)
        // Connect Event Handler.
        tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg*)pvMsg;
            if(pstrConnect->s8Error == 0)
            {
                // Perform data exchange.
                       acSendBuffer[256];
                uint8
                uint16 u16MsgSize;
                // Fill in the acSendBuffer with some data here
                // send data
                send(clientSocketHdl, acSendBuffer, u16MsgSize, 0);
                // Recv response from server.
                recv(clientSocketHdl, rxBuffer, sizeof(rxBuffer), 0);
            }
            else
            {
                printf("TCP Connection Failed\n");
            }
        else if(u8Msg == SOCKET MSG RECV)
            tstrSocketRecvMsg
                                 *pstrRecvMsg = (tstrSocketRecvMsg*)pvMsg;
            if((pstrRecvMsg->pu8Buffer != NULL) && (pstrRecvMsg->s16BufferSize > 0))
            {
                // Process the received message.
                // Close the socket.
                close(clientSocketHdl);
            }
        }
    }
}
// This is the DNS callback. The response of gethostbyname is here.
void dnsResolveCallback(uint8* pu8HostName, uint32 u32ServerIP)
{
    struct sockaddr in strAddr;
```

```
if(u32ServerIP != 0)
    {
        clientSocketHdl = socket(AF INET, SOCK STREAM, u8Flags);
        if(clientSocketHdl >= 0)
        {
            strAddr.sin family
                                        = AF INET;
            strAddr.sin_port = htons(443);
strAddr.sin_addr.s_addr = u32Serve
                                         = u32ServerIP;
            connect(clientSocketHdl, (struct sockaddr*)&strAddr, sizeof(struct sockaddr in));
        }
    }
    else
    {
        printf("DNS Resolution Failed\n");
    }
}
/\star This function needs to be called from main function. For the callbacks to be invoked
correctly, the API m2m wifi handle events should be called continuously from main. */
void tcpConnect(char *pcServerURL)
    // Initialize the socket layer.
    socketInit();
    // Register socket application callbacks.
    registerSocketCallback(tcpClientSocketEventHandler, dnsResolveCallback);
    // Resolve Server URL.
    gethostbyname((uint8*)pcServerURL);
```

6.4.2 TCP Server Example Code

```
SOCKET
          listenSocketHdl, acceptedSocketHdl;
             rxBuffer[256];
uint8
uint8
             bIsfinished = 0;
/* Socket event handler. */
void tcpServerSocketEventHandler(SOCKET sock, uint8 u8Msg, void * pvMsg)
{
    if(u8Msg == SOCKET MSG BIND)
    {
        tstrSocketBindMsg *pstrBind = (tstrSocketBindMsg*)pvMsg;
        if(pstrBind->status == 0)
        {
            listen(listenSocketHdl, 0);
        }
        else
        {
            printf("Bind Failed\n");
        }
    }
    else if (u8Msg == SOCKET MSG LISTEN)
        tstrSocketListenMsg *pstrListen = (tstrSocketListenMsg*)pvMsg;
        if(pstrListen->status != 0)
        {
            printf("listen Failed\n");
    else if(u8Msg == SOCKET MSG ACCEPT)
        // New Socket is accepted.
        tstrSocketAcceptMsg *pstrAccept = (tstrSocketAcceptMsg *)pvMsg;
        if(pstrAccept->sock >= 0)
        {
            // Get the accepted socket.
            acceptedSocketHdl = pstrAccept->sock;
            recv(acceptedSocketHdl, rxBuffer, sizeof(rxBuffer), 0);
        }
        else
```

```
printf("Accept Failed\n");
    else if(u8Msg == SOCKET MSG RECV)
        tstrSocketRecvMsg
                              *pstrRecvMsg = (tstrSocketRecvMsg*)pvMsg;
        if((pstrRecvMsg->pu8Buffer != NULL) && (pstrRecvMsg->s16BufferSize > 0))
             // Process the received message
            // Perform data exchange
            uint8
                     acSendBuffer[256];
            uint16
                     ul6MsgSize;
            // Fill in the acSendBuffer with some data here
            // Send some data.
            send(acceptedSocketHdl, acSendBuffer, u16MsgSize, 0);
            // Recv response from client.
            recv(acceptedSocketHdl, rxBuffer, sizeof(rxBuffer), 0);
            // Close the socket when finished.
            if(bIsfinished)
            {
                 close(acceptedSocketHdl);
                 close(listenSocketHdl);
            }
        }
    }
}
/* This function needs to be called from main function. For the callbacks to be invoked
correctly, the API m2m wifi handle events should be called continuously from main. ^{\prime}
void tcpStartServer(uint16 u16ServerPort)
{
    struct sockaddr in
                                strAddr;
    // Initialize the socket layer.
    socketInit();
    // Register socket application callbacks.
    registerSocketCallback(tcpServerSocketEventHandler, NULL);
    // Create the server listen socket.
    listenSocketHdl = socket(AF_INET, SOCK_STREAM, 0);
    if(listenSocketHdl >= 0)
    {
        strAddr.sin_family = AF_INET;
strAddr.sin_port = _htons(u16ServerPort);
strAddr.sin_addr.s_addr = 0; //INADDR_ANY
        bind(listenSocketHdl, (struct sockaddr*)&strAddr, sizeof(struct sockaddr in));
    }
}
```

6.4.3 UDP Client Example Code

```
SOCKET
          clientSocketHdl;
        rxBuffer[256], acSendBuffer[256];
uint8
/* Socket event handler */
void udpClientSocketEventHandler(SOCKET sock, uint8 u8Msg, void * pvMsg)
{
    if((u8Msg == SOCKET MSG RECV) || (u8Msg == SOCKET MSG RECVFROM))
    {
        tstrSocketRecvMsg *pstrRecvMsg = (tstrSocketRecvMsg*)pvMsg;
        if((pstrRecvMsg->pu8Buffer != NULL) && (pstrRecvMsg->s16BufferSize > 0))
        {
            uint16 len;
            //\ensuremath{\left/\right.} Format a message in the acSendBuffer and put its length in len
            sendto(clientSocketHdl, acSendBuffer, len, 0,
                 (struct sockaddr*)&strAddr, sizeof(struct sockaddr in));
            recvfrom(clientSocketHdl, rxBuffer, sizeof(rxBuffer), 0);
```

```
// Close the socket after finished
            close(clientSocketHdl);
        }
   }
}
/* This function needs to be called from main function. For the callbacks to be invoked
correctly, the API m2m_wifi_handle_events should be called continuously from main.*/
void udpClientStart(char *pcServerIP)
    struct sockaddr in strAddr;
    // Initialize the socket layer.
   socketInit();
    // Register socket application callbacks.
   registerSocketCallback(udpClientSocketEventHandler, NULL);
    clientSocketHdl = socket(AF_INET,SOCK STREAM,u8Flags);
    if(clientSocketHdl >= 0)
    {
       uint16 len;
        strAddr.sin family
                                = AF INET;
       strAddr.sin_port = _htons(1234);
       strAddr.sin addr.s addr = nmi inet addr(pcServerIP);
        // Format some message in the acSendBuffer and put its length in len
        sendto(clientSocketHdl, acSendBuffer, len, 0, (struct sockaddr*)&strAddr,
                   sizeof(struct sockaddr in));
       recvfrom(clientSocketHdl, rxBuffer, sizeof(rxBuffer), 0);
   }
}
```

6.4.4 UDP Server Example Code

```
serverSocketHdl;
SOCKET
uint.8
         rxBuffer[256];
/* Socket event handler.*/
void udpServerSocketEventHandler(SOCKET sock, uint8 u8Msg, void * pvMsg)
{
    if (u8Msg == SOCKET MSG BIND)
    {
        tstrSocketBindMsg *pstrBind = (tstrSocketBindMsg*)pvMsg;
        if(pstrBind->status == 0)
        {
            // call Recv
            recvfrom(serverSocketHdl, rxBuffer, sizeof(rxBuffer), 0);
        }
        else
        {
            printf("Bind Failed\n");
        }
    else if (u8Msg == SOCKET MSG RECV)
        tstrSocketRecvMsg *pstrRecvMsg = (tstrSocketRecvMsg*)pvMsg;
        if((pstrRecvMsg->pu8Buffer != NULL) && (pstrRecvMsg->s16BufferSize > 0))
        {
            // Perform data exchange.
                     acSendBuffer[256];
            uint8
            uint16
                     ul6MsqSize;
            // Fill in the acSendBuffer with some data
            //\ {\rm Send} some data to the same address.
            sendto(acceptedSocketHdl, acSendBuffer, u16MsgSize, 0,
                pstrRecvMsg-> strRemoteAddr, sizeof(pstrRecvMsg-> strRemoteAddr));
            // call Recv
            recvfrom(serverSocketHdl, rxBuffer, sizeof(rxBuffer), 0);
            // Close the socket when finished.
            close(serverSocketHdl);
```

```
}
}
/\star This function needs to be called from main function. For the callbacks to be invoked
correctly, the API m2m_wifi_handle_events should be called continuously from main.
*/
void udpStartServer(uint16 u16ServerPort)
{
    struct sockaddr_in
                                strAddr;
    // Initialize the socket layer.
    socketInit();
    // Register socket application callbacks.
    registerSocketCallback(udpServerSocketEventHandler, NULL);
    // Create the server listen socket.
    listenSocketHdl = socket(AF_INET, SOCK_DGRAM, 0);
    if(listenSocketHdl >= 0)
    {
        strAddr.sin_family
                                    = AF INET;
        strAddr.sin_family = AF_INET;
strAddr.sin_port = _htons(ul6ServerPort);
strAddr.sin_addr.s_addr = 0; //INADDR_ANY
        bind(serverSocketHdl, (struct sockaddr*)&strAddr, sizeof(struct sockaddr in));
    }
}
```

7. Transport Layer Security (TLS)

Transport Layer Security (TLS) layer sits on top of TCP and provides security services including privacy, authenticity, and message integrity. Various security methods are available with TLS in the WINC firmware.

7.1 TLS Overview

The ATWINC15x0 features an embedded low-memory footprint TLS protocol stack bundled within the WINC firmware.

It features the following functionality:

- Supports TLS versions TLS1.0, TLS1.1 and TLS1.2.
- Supports TLS client operation with TLS client authentication.
- Supports TLS Server mode.
- A simple application interface to the TLS stack. The TLS functionality is abstracted by the ATWINC15x0 socket interface, hiding the implementation complexity from the application developer and minimizing the effort to port existing plain TCP code to TLS.

7.2 TLS Connection Establishment

From the application's point of view, the TLS functionality is wrapped behind the socket APIs. This hides the complexity of TLS from the application which can use the TLS in the same way as the TCP (non-TLS) client and server. The main difference between the TLS sockets and the regular TCP sockets is that the application sets the SOCKET_FLAGS_SSL while creating the TLS client and server listening sockets. The detailed sequence of TLS connection establishment is described in the following figure.

Note:

- For proper TLS Client operation, ensure that both SOCKET_FLAGS_SSL flag and the correct port number is set in the TLS client application. For instance, an HTTP client application uses no flag when calling socket API function and connect to port 80. The same application source code becomes an HTTPS client application if you use the flag SOCKET_FLAGS_SSL and change the port number in connect API to port 433.
- For proper TLS server operation, ensure that both SOCKET_FLAGS_SSL flag and the correct port number is set in the TLS server application. For instance, an HTTP server application uses no flag when calling socket API function and bind to port 80. The same application source code becomes an HTTPS server application, if you use the flag SOCKET_FLAGS_SSL and change the port number in bind API to port 443.





Figure 7-1. TLS Client Application Connection Establishment





7.3 Server Certificate Installation

7.3.1 **Technical Background**

7.3.1.1 **Public Key Infrastructure**

The TLS security is based on the Public Key Infrastructure PKI, in which:

- A server has its public key stored in a digital certificate with X.509 standard format.
- The server must have its X.509 certificate issued by Certificate Authority (CA) which in turn may be certified by another CA.

- This structure forms a chain of X.509 certificates known as chain of trust.
- The top most CA of the Chain is known to be the *Trusted Root Certificate Authority* of the chain.

7.3.1.2 TLS Server Authentication

- When a TLS client initiates a connection with a server, the server sends its X.509 certificate chain (may or may not include the root certificate) to the client.
- The client must authenticate the Server (verify the Server identity) before starting data exchange.
- The client must verify the entire certificate chain and also verify that the root certificate authority of the chain is in the client's trusted root certificate store.

7.3.2 Adding a Certificate to the WINC Trusted Root Certificate Store

- Before connecting to a TLS Server, the root certificate of the server must be installed on the ATWINC15x0. If this is not done, the TLS connection to the server is locally aborted by the WINC.
- The root certificate must be in DER format. If it is not provided in DER format, it must be converted before installation. Refer to Section 17 "How to Generate Certificates" for certificate formats and conversion methods.
- To install the certificate, execute **root_certificate_downloader.exe** with the following syntax:

root_certificate_downloader.exe -n N File1.cer File2.cer FileN.cer

7.4 WINC TLS Limitations

7.4.1 Concurrent Connections

Only 2 TLS concurrent connections are allowed.

7.4.2 TLS Supported Ciphers

The ATWINC15x0 supports the following cipher suites (for both client and server modes).

- TLS_DHE_RSA_WITH_AES_128_CBC_SHA
- TLS_DHE_RSA_WITH_AES_128_CBC_SHA256
- TLS_RSA_WITH_AES_128_CBC_SHA
- TLS_RSA_WITH_AES_128_CBC_SHA256

The ATWINC15x0 also optionally support the following ECC cipher suites.

- TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA
- TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256
- TLS_ECDHE_ECDSA_WITH_AES_128_CBC_SHA256

7.4.3 Supported Hash Algorithms

The current implementation (WINC firmware version 19.5.2 onwards) supports the following hash algorithms:

- MD5
- SHA-1
- SHA256
- SHA384
- SHA512
- RSA 4096

7.4.4 TLS Certificate Constraints

For TLS server and TLS client authentication, the ATWINC15x0 can accept the following certificate types:

- · RSA certificates with key size no more than 2048 bits
- ECDSA certificates only for NIST P256 EC Curve (secp256r1); conditionally supported

7.4.5 ECC Cipher Suite

The ATWINC15x0 TLS library features support of ECC cipher suites. Although, the ATWINC15x0 device does not contain a built-in hardware accelerator for ECC math, the WINC TLS library leverages the ECC math from the host MCU. To perform the ECC computations needed by the ECC ciphers, an ECC hardware accelerator (or software library) on the host MCU is mandatory.

The WINC TLS initializes with the ECC cipher suites disabled by default. The host MCU application can enable the ciphers via the API sslSetActiveCipherSuites.

7.5 SSL Client Code Example

```
SOCKET
          sslSocketHdl;
uint8
         rxBuffer[256];
/* Socket event handler. */
void SSL SocketEventHandler(SOCKET sock, uint8 u8Msg, void * pvMsg)
    if(sock == sslSocketHdl)
    if (u8Msg == SOCKET MSG CONNECT)
        // Connect event
            tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg*)pvMsg;
            if(pstrConnect->s8Error == 0)
            {
                // Perform data exchange.
                uint8 acSendBuffer[256];
                uint16
                         ul6MsgSize;
                // Fill in the acSendBuffer with some data here
                // Send some data.
                send(sock, acSendBuffer, u16MsgSize, 0);
                // Recv response from server.
                recv(sslSocketHdl, rxBuffer, sizeof(rxBuffer), 0);
            }
            else
            {
                printf("SSL Connection Failed\n");
            }
        else if(u8Msg == SOCKET MSG RECV)
        {
            tstrSocketRecvMsq
                                 *pstrRecvMsg = (tstrSocketRecvMsg*)pvMsg;
            if((pstrRecvMsg->pu8Buffer != NULL) && (pstrRecvMsg->s16BufferSize > 0))
            {
                // Process the received message here
                // Close the socket if finished.
                close(sslSocketHdl);
            }
        }
    }
}
/* This is the DNS callback. The response of gethostbyname is here. */
void dnsResolveCallback(uint8* pu8HostName, uint32 u32ServerIP)
    struct sockaddr in
                          strAddr;
    if(u32ServerIP != 0)
    {
```

```
sslSocketHdl = socket(AF_INET,SOCK_STREAM,u8Flags);
if(sslSocketHdl >= 0)
          {
                                      = AF_INET;
              strAddr.sin_family
              strAddr.sin_port = _htons(443);
strAddr.sin_addr.s_addr = u32ServerIP;
              connect(sslSocketHdl, (struct sockaddr*)&strAddr, sizeof(struct sockaddr in));
          }
     }
     else
     {
         printf("DNS Resolution Failed\n");
     }
}
/* This function needs to be called from main function. For the callbacks to be invoked
correctly, the API m2m wifi_handle_events should be called continuously from main.*/
void SSL_Connect(char *pcServerURL)
{
     // Initialize the socket layer.
     socketInit();
     // Register socket application callbacks.
     registerSocketCallback(SSL SocketEventHandler, dnsResolveCallback);
    // Resolve Server URL.
gethostbyname((uint8*)pcServerURL);
```

8. Wi-Fi AP Mode

8.1 Overview

This chapter provides an overview of the WINC Access Point (AP) mode and describes how to setup this mode and configure its parameters.

In ATWINC1500 v19.6.1 firmware and above, the DHCP default gateway, DNS server and subnet mask can be customized when entering AP and provisioning modes. Earlier, the default gateway and DNS server is the same as the host IP of the WINC and the subnet mask is 255.255.255.0. Configuring these values allow the use of 0.0.0.0 for the default gateway and DNS server, allowing mobile devices to connect to the WINC AP without disconnecting from the mobile network. Using IPs other than 0.0.0.0 is possible but it is of no use since only one device can connect to the WINC AP at any time.

8.2 Setting the WINC AP Mode

Set the WINC AP mode configuration parameters using the tstrM2MAPConfig structure.

There are two functions to enable/disable the WINC AP mode:

- sint8 m2m wifi enable ap (CONST tstrM2MAPConfig* pstrM2MAPConfig)
- sint8 m2m_wifi_disable_ap (void)

For more details on API, refer to the Atmel Software Framework for ATWINC1500 (Wi-Fi).

In ATWINC1500 v19.6.1 firmware and above, to maintain backwards compatibility with older drivers, new structures and APIs were introduced.

To customize these fields when entering AP or provisioning mode the tstrM2MAPModeConfig structure must be populated and passed to the new m2m_wifi_enable_ap_ext() or


m2m_wifi_start_provision_mode_ext() APIs. The tstrM2MAPModeConfig structure contains the original tstrM2MAPConfig structure for storing the AP SSID, password, and so on. and another tstrM2MAPConfigExt structure for configuring the default router, DNS server and subnet mask.

8.3 Limitations

- The AP can only support a single associated station. Further connection attempts are rejected.
- The ATWINC15x0 supports WPA2 security feature starting from the firmware version 19.5.x.
- Concurrency (simultaneous STA and AP mode) is not supported. Prior to activating the AP mode, the host MCU application must disable the mode that is currently running.

8.4 Sequence Diagram

Once AP mode is established, data interface does not exist before a station associates to the AP; therefore, the application needs to wait until it receives a notification via an event callback. This process is shown in the following figure.



8.5 AP Mode Code Example

The following example shows how to configure the ATWINC15x0 AP mode with WINC_SSID as broadcasted SSID on channel one with open security and an IP address equals 192.168.1.1.

```
#include "m2m_wifi.h"
#include "m2m_types.h"
void wifi event cb(uint8 u8WiFiEvent, void * pvMsq)
{
    switch(u8WiFiEvent)
         case M2M WIFI REQ DHCP CONF:
          {
              uint8 *pu8IFAddress = (uint8*)pvMsg;
printf("Associated STA has IP Address \"%u.%u.%u.%u.%u."\n", pu8IFAddress[0],
                            pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
         break;
         default:
         break:
     }
}
int main()
    tstrWifiInitParam param;
    /* Platform specific initializations. */
```

```
param.pfAppWifiCb = wifi event cb;
      if (!m2m_wifi_init(&param))
       {
             tstrM2MAPConfig apConfig;
strcpy(apConfig.au8SSID, "WINC SSID"); // Set SSID
apConfig.u8SsidHide = SSID MODE VISIBLE; // Set SSID to be broadcasted
             apConfig.u8ListenChannel = 1;
                                                                       // Set Channel
             apConfig.u8SecType = M2M_WIFI_SEC_WEP; // Set Security to WEP
apConfig.u8KeyIndx = 0; // Set WEP Key Index
apConfig.u8KeySz = WEP_40_KEY_STRING_SIZE; // Set WEP Key Size
strcpy(apConfig.au8WepKey, "1234567890"); // Set WEP Key
              // IP Address
             apConfig.au8DHCPServerIP[0] = 192;
apConfig.au8DHCPServerIP[1] = 168;
             apConfig.au8DHCPServerIP[2] = 1;
apConfig.au8DHCPServerIP[3] = 1;
              // Start AP mode
             m2m_wifi_enable_ap(&apConfig);
while(1)
              {
                     m2m wifi handle events(NULL);
              }
      }
}
```

Note: Power Save mode is not supported in the ATWINC15x0 AP mode.

9. **Provisioning**

For normal operation the ATWINC15x0 device requires certain parameters to be loaded. In particular, when operating in Station mode, it must know the identity (SSID) and credentials of the access point to which it needs to connect. The entry of this information is facilitated through the following provisioning steps.

The current ATWINC15x0 software supports the following methods of provisioning:


- HTTP-based (browser) provisioning, while the WINC is in AP mode
- Wi-Fi Protected Setup (WPS)

9.1 HTTP Provisioning

In this method, the ATWINC15x0 is placed in AP mode and another device with a browser capability (mobile phone, tablet, PC, and so on) is instructed to connect to the ATWINC15x0 HTTP server. Once connected, the desired configuration can be entered.

The HTTP Provisioning home page is as shown in the following figure.


Figure 9-1. ATWINC15x0 HTTP Provisioning Page



Provisioning

9.1.1 Provisioning Control Flow

Figure 9-2. HTTP Provisioning Sequence Diagram



The preceding figure shows the provisioning operation for a WINC device. The detailed steps are described as follows:

- 1. The WINC device starts the HTTP Provisioning mode.
- 2. A user with a smartphone finds the WINC AP SSID in the Wi-Fi search list.
- 3. The user connects to the WINC AP.
- 4. The user launches the web browser and writes the WINC home page in the address bar.
- 5. If the HTTP redirect bit (bEnableHttpRedirect) is set in m2m_wifi_start_provision_mode API, then all http traffic (http://URL) from the associated device (Phone, PC, and so on) are redirected to the WINC HTTP Provisioning home page. Some phones display a notification message "sign in to Wi-Fi networks?" which, when accepted, automatically loads the WINC home page. The WINC home page, as shown in Figure 10.1, appears on the browser.
- 6. To discover the list of Wi-Fi APs in the area, the user can press "Refresh".
- 7. The desired AP is then selected from the search list (by one click or one touch) and its name automatically appears in the "Network Name" text box.

- The user must then enter the correct AP passphrase (for WPA/WPA2 personal security) in the "Pass Phrase" text box. If the desired AP uses open security, (M2M_WIFI_SEC_OPEN) then the Pass Phrase field is left empty.
- 9. A WINC device name may be optionally configured, if desired, by the user in the "Device Name" text box.
- 10. Then user should press **Connect**.

The WINC turns off AP mode and start connecting to the provisioned AP.

9.1.2 HTTP Redirect Feature

The ATWINC15x0 HTTP Provisioning server supports the HTTP redirect feature, which forces all HTTP traffic originating from the associated user device to be redirected to the ATWINC15x0 Provisioning home page.

This simplifies the mechanism of loading the provisioning page instead of typing the exact web address of the HTTP Provisioning server.

To enable this feature, set the redirect flag when calling the API m2m_wifi_start_provision_mode. For further details, refer to the following code example.

9.1.3 Provisioning Code Example

```
void wifi event cb(uint8 u8WiFiEvent, void * pvMsg)
    if (u8WiFiEvent == M2M WIFI RESP PROVISION INFO)
        tstrM2MProvisionInfo *provInfo = (tstrM2MProvisionInfo*)pvMsg;
        if(provInfo->u8Status == M2M SUCCESS)
        {
            // connect to the provisioned AP.
            m2m wifi connect((char*)provInfo->au8SSID, strlen(provInfo ->au8SSID),
                     provInfo->u8SecType, provInfo->au8Password, M2M WIFI CH ALL);
            printf("PROV SSID : %s\n", provInfo->au8SSID);
printf("PROV PSK : %s\n", provInfo->au8Password);
        }
        else
        {
            printf("(ERR) Provisioning Failed\n");
        }
    }
}
int main()
    tstrWifiInitParam
                           param;
    // Platform specific initializations.
    // Driver initialization.
    param.pfAppWifiCb
                        = wifi event cb;
    if(!m2m wifi init(&param))
    {
        tstrM2MAPConfig apConfig;
                  bEnableRedirect = 1;
        uint8
        strcpy(apConfig.au8SSID, "WINC AP");
        apConfig.u8ListenChannel = 1;
        apConfig.u8SecType
                                 = M2M WIFI SEC OPEN;
                                  = 0;
        apConfig.u8SsidHide
        // IP Address
        apConfig.au8DHCPServerIP[0]
                                         = 192;
        apConfig.au8DHCPServerIP[1]
                                         = 168;
                                         = 1;
        apConfig.au8DHCPServerIP[2]
                                         = 1;
        apConfig.au8DHCPServerIP[0]
        m2m wifi start provision mode(&apConfig, "atmelconfig.com", bEnableRedirect);
```

```
while(1)
{
    m2m_wifi_handle_events(NULL);
}
}
```

9.2 Limitations

The current implementation of the HTTP Provisioning has the following limitations:

- The ATWINC15x0 AP limitations are applicable to the Provisioning mode. For a list of AP mode limitations, refer to Limitations.
- Provisioning uses AP mode with open security. No Wi-Fi security nor application level security (for example, TLS) is used; therefore, the AP credentials entered by the user are sent on the clear and can be seen by eavesdroppers.
- The WINC Provisioning home page is a static HTML page. No server-side scripting allowed in the WINC HTTP server.
- Only APs with WPA-personal security (passphrase based) and no security (Open network) can be provisioned. WEP and WPA-Enterprise APs cannot be provisioned.
- The Provisioning is responsible to deliver the connection parameters to the application, the connection procedure and the connection parameters validity are the application's responsibility.

9.3 Wi-Fi Protected Setup (WPS)

Most modern Access Points support Wi-Fi Protected Setup method, typically using the push button method. From the user's perspective WPS is a simple mechanism to make a device connect securely to an AP without remembering passwords or passphrases. WPS uses asymmetric cryptography to form a temporary secure link which is then used to transfer a passphrase (and other information) from the AP to the new station. After the transfer, secure connections are made as for normal static PSK configuration.

9.3.1 WPS Configuration Methods


There are two authentication methods that can be used with WPS:

- 1. PBC (push button) method A physical button is pressed on the AP which puts the AP into WPS mode for a limited period of time. WPS is initiated on the ATWINC15x0 by calling m2m_wifi_wps with input parameter WPS_PBC_TRIGGER.
- 2. PIN method The AP is always available for WPS initiation but requires proof that the user has knowledge of an 8-digit PIN, usually printed on the body of the AP. Since the WINC is often used in headless devices (no user interface), it is necessary to reverse this process and force the AP to use a PIN number provided with the WINC device. Some APs allow the PIN to be changed through configuration. WPS is initiated on the ATWINC15x0 by calling m2m_wifi_wps with input parameter WPS_PIN_TRIGGER. Given the difficulty of this approach, it is not recommend for most applications.

The flow of messages and actions for WPS operation is shown in the following figure.

9.3.2 WPS Control Flow

Figure 9-3. WPS Operation for Push Button Trigger



9.3.3 WPS Limitations

- WPS is used to transfer the WPA/WPA2 key only; other security types are not supported.
- The WPS standard rejects the session (WPS response fail) if the WPS button is pressed on more than one AP in the same proximity, and the application can try again after a couple of minutes.
- If no WPS button is pressed on the AP, the WPS scan will time-out after two minutes since the initial WPS trigger.
- The WPS is responsible to deliver the connection parameters to the application, the connection procedure and the connection parameters' validity is the application's responsibility.

9.3.4 WPS Code Example

```
else
         {
              printf("(ERR) WPS Is not enabled OR Timedout\n");
         }
    }
}
int main()
{
    tstrWifiInitParam param;
    // Platform specific initializations.
    // Driver initialization.
    param.pfAppWifiCb = wifi_event_cb;
if(!m2m_wifi_init(&param))
    {
         // Trigger WPS in Push button mode.
m2m_wifi_wps(WPS_PBC_TRIGGER, NULL);
         while(1)
         {
              m2m_wifi_handle_events(NULL);
         }
    }
}
```

10. Over-The-Air Upgrade


10.1 Overview

The ATWINC15x0 supports OTA upgrade of firmware on internal serial Flash. No host Flash memory resources are required to store the firmware. The ATWINC15x0 uses an internal HTTP client to retrieve the firmware from a remote server.


10.2 OTA Image Architecture

The WINC serial Flash can store two copies of the firmware image: a working image and a rollback image. Upon first-time boot, the working image is the factory image and the rollback image will not be available in the WINC Flash. Instead ATE firmware will be available in rollback image firmware section. On performing the OTA firmware upgrade, the ATE firmware will be erased and the newly received firmware will be written into the Roll back image section. The WINC has insufficient internal memory to save the whole image in RAM during an OTA upgrade; therefore, each block of downloaded data is written to the Flash as it is received. In the event that the OTA fails, the existing (Working) image is retained and the rollback image is invalidated. If the transfer succeeds, the Flash control structure is updated to reflect a new working image and the existing image is marked as a valid rollback image.






10.3 OTA Download Sequence Diagram Figure 10-2. OTA Image Download and Install



10.4 OTA Firmware Rollback

Figure 10-3. OTA Image Rollback Sequence



10.5 OTA Limitations

- · Rollback is allowed, only after at least one successful OTA download.
- Rollback image is overwritten by any new successful or failed OTA attempt.

10.6 OTA Code Example

```
/*!<OTA update callback typedef> */
static void OtaUpdateCb(uint8 u8OtaUpdateStatusType ,uint8 u8OtaUpdateStatus)
    if(u8OtaUpdateStatusType == DL STATUS)
    {
        if (u8OtaUpdateStatus == OTA STATUS SUCSESS)
        {
            //switch to the upgraded firmware
            m2m_ota_switch_firmware();
        }
    else if(u8OtaUpdateStatusType == SW STATUS)
        if(u8OtaUpdateStatus == OTA STATUS SUCSESS)
        {
            M2M INFO("Now OTA successfully done");
            //start the host SW upgrade then system reset is required (Reintilize the driver)
    }
}
void wifi event cb(uint8 u8WiFiEvent, void * pvMsg)
    case M2M WIFI REQ DHCP CONF:
    {
        //after succesfull connection, start the over air upgrade
       m2m ota start update(OTA URL);
    break;
    default:
    break;
}
int main (void)
{
    tstrWifiInitParam param;
    tstrlxAuthCredentials gstrCred1x = AUTH CREDENTIALS;
    nm_bsp_init();
   m2m memset((uint8*)&param, 0, sizeof(param));
   param.pfAppWifiCb = wifi event cb;
    //intilize the WINC Driver
    ret = m2m wifi init(&param);
    if (M2M SUCCESS != ret)
    {
       M2M ERR("Driver Init Failed <%d>\n",ret);
       while(1);
    //intilize the ota module
    m2m ota init(OtaUpdateCb,NULL);
    //connect to AP that provide connection to the OTA server
    m2m wifi default connect();
    while(1)
    {
        while (m2m wifi handle events (NULL) != M2M SUCCESS) {}
    }
}
```

Note: For more details on example codes, refer to the Wi-Fi Network Controller Software Programming Guide.

11. Multicast Sockets

11.1 Overview

The purpose of the multicast filters is to provide the ability to send/receive messages to/from multicast addresses. This feature is useful for one-to-many communication over networks, whether it's intended to send Internet Protocol (IP) datagrams to a group of interested receivers in a single transmission, participate in a zero-configuration networking or listening to a multicast stream or any other application.

11.2 How to Use Filters

Whenever the application wishes to use a multicast IP address, for either sending or receiving, a filter is needed. The application can establish this through setting the <code>IP_ADD_MEMBERSHIP</code> option for the required socket accompanied by the multicast address that the application wants to use. If subsequently the host wants to stop receiving the multicast stream, set the <code>IP_DROP_MEMBERSHIP</code> option for the required socket accompanied with the multicast address.

Adding or removing a multicast address filter causes the WINC chip firmware to add/remove both MAC layer filter and IP layer filter in order to pass or prevent messages from reaching to the host.

11.3 Multicast Socket Code Example

To illustrate the functionality, a simple example is implemented where the host application responds to mDNS (Multicast Domain Name System) queries sent from a computer/mobile application. The computer/ mobile is looking for devices which support the zero configuration service as indicated by an mDNS response. The WINC responds, notifying its presence and its capability of sending and receiving multicast messages.

The example consists of a UDP server that binds on port 5353 (mDNS port) and waits for messages, parsing them and replying with a previously saved response message.

Server Initialization:

```
void MDNS_ServerInit()
{
    tstrSockAddr strAddr;
    unsigned int MULTICAST_IP = 0xE00000FB; //224.0.0.251
    socketInit();
    dns_server_sock = socket( AF_INET, SOCK_DGRAM,0);
    MDNS_INFO("DNS_server_init \n");
    setsockopt(dns_server_sock,1,IP_ADD_MEMBERSHIP,&MULTICAST_IP,sizeof(MULTICAST_IP));
    strAddr.ul6Port =HTONS(MDNS_SERVER_PORT);
    bind(dns_server_sock,(struct sockaddr*)&strAddr,sizeof(strAddr));
    registerSocketCallback(UDP_SocketEventHandler,AppServerCb);
}
```

Sockets Events Handler:

ATWINC15x0 Multicast Sockets

• Server Socket Callback:

```
void MDNS RecvfromCB(signed char sock, unsigned char *pu8RxBuffer, signed short
s16DataSize, unsigned char *pu8IPAddr, unsigned short u16Port, void *pvArg)
    MDNS INFO("DnsServer RecvfromCB \n");
    if (pu8RxBuffer != 0) && (s16DataSize > 0))
    {
        tstrDnsHdr strDnsHdr ;
        strdnsquery ;
       MDNS INFO("DNS Packet Recieved \n");
        if(MDNS ParseQuery(&pu8RxBuffer[0], &strDnsHdr,&strDnsQuery))
        MDNS_SendResp (sock,pu8IPAddr, u16Port,&strDnsHdr,&strDnsQuery );
    }
    else
    {
        MDNS INFO("DnsServer RecvfromCB Error !\n");
    }
}
```

Parse mDNS Query:

```
int MDNS ParseQuery(unsigned char * pu8RxBuffer, tstrDnsHdr *pstrDnsHdr, strdnsquery
*pstrDnsQuery )
{
   unsigned char dot_size,temp=0;
unsigned short n=0,i=0,ul6index=0;
   int bDNSmatch = 0;
      ----Identification-----Opcode Opcode
   /*
                                                               |AA|TC|RD|RA|Z|AD|CD|
Rcode | */
   /* ----Total Questions-----Total Answer
RRs----*/
   /* ----Total Authority RRs
                                -----Total Additional
RRs----*/
   /*
      _____
                 _____
                                          Questions
  ----- */
   /* ----- Answer RRs
  */
   /* ----- Authority RRs
   */
  /* -----Additional RRs
    ----*/
  MDNS INFO("Parsing DNS Packet\n");
   pstrDnsHdr->id = (( pu8RxBuffer[u16index]<<8)| (pu8RxBuffer[u16index+1]));</pre>
   MDNS INFO ("id = %.4x \n",pstrDnsHdr->id);
   ul6index+=2;
   pstrDnsHdr->flags1= pu8RxBuffer[u16index++];
   pstrDnsHdr->flags2= pu8RxBuffer[u16index++];
MDNS_INFO ("flags = %.2x %.2x \n",pstrDnsHdr->flags1,pstrDnsHdr->flags2);
   pstrDnsHdr->numquestions = ((pu8RxBuffer[u16index]<<8)| (pu8RxBuffer[u16index+1]));</pre>
   MDNS INFO ("numquestions = %.4x \n",pstrDnsHdr->numquestions);
   ul6index+=2;
   pstrDnsHdr->numanswers = ((pu8RxBuffer[u16index]<<8)| (pu8RxBuffer[u16index+1]));</pre>
   MDNS INFO ("numanswers = %.4x \n",pstrDnsHdr->numanswers);
   1116index+=2:
   pstrDnsHdr->numauthrr = ((pu8RxBuffer[u16index]<<8)| (pu8RxBuffer[u16index+1]));</pre>
   MDNS INFO ("numauthrr = %.4x \n",pstrDnsHdr->numauthrr);
   u16index + = 2;
   pstrDnsHdr->numextrarr = ((pu8RxBuffer[u16index]<<8)| (pu8RxBuffer[u16index+1]));
MDNS INFO ("numextrarr = %.4x \n",pstrDnsHdr->numextrarr);
   ul6index+=2;
   dot size =pstrDnsQuery->query[n++]= pu8RxBuffer[u16index++];
   pstrDnsQuery->u16size=1;
```

ATWINC15x0 Multicast Sockets

```
while (dot size--!=0) // (pu8RxBuffer[++u16index] != 0)
{
    pstrDnsQuery->query[n++]=pstrDnsQuery->queryForChecking[i++]=pu8RxBuffer[u16index++] ;
    pstrDnsQuery->u16size++;
    gu8pos=temp;
    if (dot size == 0 )
    {
        pstrDnsQuery->queryForChecking[i++]= '.' ;
        temp=u16index;
        dot size =pstrDnsQuery->query[n++]= pu8RxBuffer[u16index++];
        pstrDnsQuery->u16size++;
    }
}
pstrDnsQuery->queryForChecking[--i] = 0;
MDNS_INFO("parsed query <%s>\n",pstrDnsQuery->queryForChecking); // Search for any match in the local DNS table.
for(n = 0; n < DNS_SERVER_CACHE_SIZE; n++)</pre>
    MDNS_INFO("Saved URL <%s>\n",gpacDnsServerCache[n]);
    if(strcmp(gpacDnsServerCache[n], pstrDnsQuery->queryForChecking) ==0)
    {
        bDNSmatch= 1:
        MDNS INFO("MATCH \n");
    else
    MDNS INFO("Mismatch\n");
pstrDnsQuery->ul6class = ((pu8RxBuffer[ul6index]<<8)| (pu8RxBuffer[ul6index+1]));</pre>
1116index + = 2:
pstrDnsQuery->ul6type= ((pu8RxBuffer[ul6index]<<8)| (pu8RxBuffer[ul6index+1]));</pre>
return bDNSmatch;
```

Send mDNS Response:

}

```
void MDNS SendResp (signed char sock, unsigned char * pu8IPAddr,
    unsigned short ul6Port,tstrDnsHdr *pstrDnsHdr,strdnsquery *pstrDnsQuery)
    unsigned short ul6index=0;
    tstrSockAddr strclientAddr ;
    unsigned char * pu8sendBuf;
    char * serviceName2 = (char*)malloc(sizeof(serviceName)+1);
    unsigned int MULTICAST_IP = 0xFB0000E0;
    pu8sendBuf= gPu8Buf;
    memcpy(&strclientAddr.u32IPAddr,&MULTICAST IP,IPV4 DATA LENGTH);
    strclientAddr.u16Port=u16Port;
    MDNS INFO("%s \n",pstrDnsQuery->query);
    MDNS INFO("Query Size = %d \n",pstrDnsQuery->ul6size);
    MDNS_INFO("class = %.4x \n",pstrDnsQuery->ul6class);
MDNS_INFO("type = %.4x \n",pstrDnsQuery->ul6type);
    MDNS INFO ("PREPARING DNS ANSWER BEFORE SENDING\n");
    /*-----ID 2 Bytes -----
                                                                _____*/
    pu8sendBuf [u16index++] =0; //( pstrDnsHdr->id>>8);
pu8sendBuf [u16index++] = 0;//( pstrDnsHdr->id)&(0xFF);
MDNS_INFO ("(ResPonse) id = %.2x %.2x \n",
pu8sendBuf[u16index-2],pu8sendBuf[u16index-1]);
    /*-----Flags 2 Bytes-
                                                           ----* /
    pu8sendBuf [u16index++] = DNS RSP FLAG 1;
pu8sendBuf [u16index++] = DNS_RSP_FLAG_2;
    MDNS INFO ("(ResPonse) Flags = %.2x %.2x
                                                 \n",
pu8sendBuf[u16index-2],pu8sendBuf[u16index-1]);
            -----No of Questions-----*/
    /*____
    pu8sendBuf [u16index++] =0x00;
pu8sendBuf [u16index++] =0x01;
    MDNS INFO ("(ResPonse) Questions = %.2x %.2x \n",
pu8sendBuf[u16index-2],pu8sendBuf[u16index-1]);
                         -----No of Answers-----*/
    /*___
    pu8sendBuf [u16index++] =0x00;
pu8sendBuf [u16index++] =0x01;
    MDNS INFO ("(ResPonse) Answers = %.2x %.2x \n",
pu8sendBuf[u16index-2],pu8sendBuf[u16index-1]);
```

ATWINC15x0 Multicast Sockets

```
-----No of Authority RRs-----No of Authority RRs-----*/
   pu8sendBuf [u16index++] =0x00;
   pu8sendBuf [u16index++] =0x00;
   MDNS INFO ("(ResPonse) Authority RRs = %.2x %.2x \n",
pu8sendBuf[u16index-2],pu8sendBuf[u16index-1]);
          ------Ro of Additional RRs-------*/
   pu8sendBuf [u16index++] =0x00;
   pu8sendBuf [u16index++] =0x00;
   MDNS INFO ("(ResPonse) Additional RRs = %.2x %.2x \n",
pu8sendBuf[u16index-2],pu8sendBuf[u16index-1]);
                      -----Query--
                                             _____* /
    /*---
   memcpy(&pu8sendBuf[u16index],pstrDnsQuery->query,pstrDnsQuery->u16size);
   MDNS INFO("\nsize = %d \n",pstrDnsQuery->u16size);
   ul6index+=pstrDnsQuery->ul6size;
              -----Query Type-------//
    /*_____
   pu8sendBuf [u16index++] = ( pstrDnsQuery->u16type>>8);//MDNS TYPE>>8;
   pubsendbuf [ulfindex++] = ( pstrDnsQuery->ulfype)&(0xFF);//(MDNS_TYPE&0xFF);
MDNS_INFO ("Query Type = %.2x %.2x \n", pu8sendBuf[ulfindex-2],pu8sendBuf[ulfindex-1]);
                          -----Query Class-
   pu8sendBuf [u16index++] =MDNS_CLASS>>8;//(( pstrDnsQuery->u16class>>8)|0x80);
   pu8sendBuf [u16index++] = (MDNS CLASS & 0xFF);//( pstrDnsQuery->u16class)&(0xFF);
   MDNS INFO ("Query Class = %.2x<sup>+</sup>%.2x \n", pu8sendBuf[u16index-2],pu8sendBuf[u16index-1]);
   /*-----Name-----Name------
   pu8sendBuf [u16index++] = 0xC0 ; //pointer to query name location
   pu8sendBuf [u16index++] = 0x0C ; // instead of writing the whole query name again
/*------Type------*/
   pu8sendBuf [u16index++] =MDNS_TYPE>>8; //Type 12 PTR (domain name Pointer).
   pu8sendBuf [u16index++] = (MDNS TYPE&0xFF);
   /*--
                         -----Class----
                                                -----*/
   pu8sendBuf [u16index++] =0x00;//MDNS_CLASS; //Class IN, Internet.
pu8sendBuf [u16index++] =0x01;// (MDNS_CLASS & 0xFF);
    /*-----TTL-----
                                                         _____* /
   pu8sendBuf [u16index++] =(TIME TO LIVE >>24);
   pu8sendBuf [u16index++] =(TIME TO LIVE >>16);
   pu8sendBuf [u16index++] =(TIME_TO_LIVE >>8);
pu8sendBuf [u16index++] =(TIME_TO_LIVE );
                        -----Date Length--
                                               ----*/
   pu8sendBuf [u16index++] =(sizeof(serviceName)+2)>>8;//added 2 bytes for the pointer
   pu8sendBuf [u16index++] = (sizeof(serviceName)+2);
                        -----DATA-----
                                                     _____* /
   convertServiceName(serviceName, sizeof(serviceName), serviceName2);
   memcpy(&pu8sendBuf[u16index],serviceName2,sizeof(serviceName)+1);
   ul6index+=sizeof(serviceName);
   pu8sendBuf [u16index++] =0xC0;//Pointer to .local (from name)
   pu8sendBuf [u16index++] =gu8pos;//23
    strclientAddr.ul6Port=HTONS(MDNS SERVER PORT);
   // MultiCast RESPONSE
   sendto( sock, pu8sendBuf,(uint16)u16index,0,(struct
sockaddr*)&strclientAddr,sizeof(strclientAddr));
   strclientAddr.u16Port=u16Port;
   memcpy(&strclientAddr.u32IPAddr,pu8IPAddr,IPV4 DATA LENGTH);
}
```

Service Name:

```
static char gpacDnsServerCache[DNS_SERVER_CACHE_SIZE] [MDNS_HOSTNAME_SIZE] =
{
    "_services._dns-sd._udp.local","_workstation._tcp.local","_http._tcp.local"
};
unsigned char gPu8Buf [MDNS_BUF_SIZE];
unsigned char gu8pos ;
signed char dns_server_sock ;
#define serviceName " ATMELWIFI. tcp"
```

12. WINC Serial Flash Memory

12.1 Overview and Features

The WINC has internal serial (SPI) Flash memory of 4 Mb capacity in the ATWINC1500 and 8 Mb capacity in the ATWINC1510. The Flash memory is used to store:

- User configuration
- Firmware
- Connection Profiles

During start-up and mode changes, firmware is loaded from the serial Flash into program memory (IRAM) in which the firmware is executed. The Flash is accessed at other points during run time to retrieve configuration and profile data.


A minimum of 4 Mb Flash is required for OTA feature in order to store both working and rollback images.

The Flash memory can be read, written and erased directly from the host without co-operation with the WINC firmware. However, if operational firmware is already loaded, it is necessary to halt any running WINC firmware first before accessing the serial Flash to avoid access conflict between the host and the WINC processor.

12.2 Accessing to Serial Flash

- The host has transparent access to the serial (SPI) Flash through the WINC SPI Master.
- The host can program the serial (SPI) Flash without the need for operational firmware in the WINC. The function m2m_wifi_download_mode must be called first.

Figure 12-1. System Block Diagram showing SPI Flash Connection



12.3 Read/Write/Erase Operations

SPI Flash can be accessed to be read, written and erased.

It is required to change the WINC's mode to Download mode first before attempting to access the SPI Flash by calling:

```
sint32 m2m_wifi_download_mode();
```

All SPI Flash functions are blocking. A return of M2M_SUCCESS indicates that the requested operation is successfully completed.

The following is a list of Flash functions that may be used:

• Query the size of the SPI Flash:

uint32 spi_flash_get_size();

This function returns with the size of the SPI Flash in Mb.

• Read data from the SPI Flash:

sint8 spi flash read(uint8 *pu8Buf, uint32 u32offset, uint32 u32Sz)

Where the size of data is limited by the SPI Flash size.

• Erase sectors in the SPI Flash:

sint8 spi_flash_erase(uint32 u320ffset, uint32 u32Sz)

Note: The size is limited by the SPI Flash size.

Prior to writing to any sector, erase this sector first. If some data needs to be changed within a sector, it is advised to read the sector first, modify the data and then erase and write the whole sector again.

• Write data to the SPI Flash:

sint8 spi_flash_write(uint8* pu8Buf, uint32 u32Offset, uint32 u32Sz)

If the application wants to write any number of bytes within any sector, it has to erase the entire sector first. It may be necessary to read the entire sector, erase the sector and then write back with modifications. It is also recommended to verify that data is written after it returns success by reading data again and compare it with the original.

12.3.1 Flash Read, Erase, and Write Code Examples

```
#include "spi flash.h"
                           "THIS IS A NEW SECTOR IN FLASH"
#define DATA TO REPLACE
int main()
   uint8
            au8FlashContent[FLASH SECTOR SZ] = {0};
   uint32u32FlashTotalSize = 0, u32FlashOffset = 0;
    // Platform specific initializations.
    ret = m2m wifi download mode();
    if (M2M SUCCESS != ret)
    {
        printf("Unable to enter download mode\r\n");
    else
    {
       u32FlashTotalSize = spi flash get size();
    while((u32FlashTotalSize > u32FlashOffset) && (M2M SUCCESS == ret))
        ret = spi flash read(au8FlashContent, u32FlashOffset, FLASH SECTOR SZ);
        if (M2M SUCCESS != ret)
            printf("Unable to read SPI sector\r\n");
            break;
       memcpy(au8FlashContent, DATA TO REPLACE, strlen(DATA TO REPLACE));
```

```
ret = spi_flash_erase(u32FlashOffset, FLASH_SECTOR_SZ);
if(M2M_SUCCESS != ret)
     {
         printf("Unable to erase SPI sector\r\n");
         break;
     }
    ret = spi_flash_write(au8FlashContent, u32FlashOffset, FLASH_SECTOR_SZ);
if(M2M_SUCCESS != ret)
    {
         printf("Unable to write SPI sector\r\n");
         break;
     }
    u32FlashOffset += FLASH SECTOR SZ;
}
if(M2M_SUCCESS == ret)
{
    printf("Successful operations\r\n");
}
else
{
    printf("Failed operations\r\n");
}
while(1);
return M2M_SUCCESS;
```

13. Host Interface (HIF) Protocol

Communication between the user application and the WINC device is facilitated by the driver software. This driver implements the Host Interface (HIF) Protocol and exposes an API to the application with various services. The services are broadly divided in two categories: Wi-Fi device control and IP Socket. The Wi-Fi device control services allow actions such as channel scanning, network identification, connection and disconnection. The Socket services allow data transfer once a connection is established and similar to BSD socket definitions.

The host driver implements services asynchronously. This means that when the application calls an API to request a service action, the call is non-blocking and returns immediately, often before the action is completed. Where appropriate a notification that an action has completed is provided in a subsequent message from the WINC device to the host which is delivered to the application via a callback function. In general, the WINC firmware uses asynchronous events to signal the host driver of certain status changes. Asynchronous operation is essential where functions (such as Wi-Fi connection) may take significant time.

When an API is called, a sequence of layers is activated to format the request and arranging to transfer it to the WINC device through the serial protocol.

Note: Dealing with HIF messages in the host MCU application is an advanced topic. For most applications, it is recommended to use Wi-Fi and socket layers. Both layers hide the complexity of the HIF APIs.

After the application sends request, the Host Driver (Wi-Fi/Socket layer) formats the request and sends it to the HIF layer which then interrupts the WINC device to notify that a new request is posted. Upon receipt, the WINC firmware parses the request and starts the required operation.




Figure 13-1. WINC Driver Layers

The Host Interface Layer is responsible for handling communication between the host MCU and the WINC device. This includes interrupt handling, DMA control and management of the communication logic between the firmware driver in the host and the WINC firmware.

The Request/Response sequence between the host and the WINC chip is shown in the following figure.




Figure 13-2. The Request/Response Sequence Diagram


13.1 Transfer Sequence Between the HIF Layer and the WINC Firmware

The following section shows the individual steps taken during a HIF frame transmit (HIF message to the WINC) and a HIF frame receive (HIF message from the WINC).

13.1.1 Frame Transmit

The following figure shows the steps and states involved in sending a message from the host to the WINC device.

Figure 13-3. HIF Frame Transmit to WINC




Step	Description
Step (1) Wake up the WINC device	Wake up the device to be able to receive the host requests.
Step (2) Interrupt the WINC device	Prepare and set the HIF layer header to NMI_STATE_REG register (4 bytes header describing the sent packet).
	Set BIT [1] of WIFI_HOST_RCV_CTRL_2 register to raise an interrupt to the WINC chip.
Step (3) Poll for DMA address	Wait until the WINC chip clears BIT [1] of WIFI_HOST_RCV_CTRL_2 register.
	Get the DMA address (for the allocated memory) from register 0x150400.
Step (4) Write data	Write the data blocks in sequence, the HIF header then the Control buffer (if any) then the Data buffer (if any).
Step (5) TX Done Interrupt	Send a notification that writing the data is completed by setting BIT [1] of WIFI_HOST_RCV_CTRL_3 register.
Step (6) Allow the WINC device to Sleep	Allow the WINC device to enter Sleep mode again (if it wishes).

Table 13-1. Steps in HIF Frame Transmit to WINC

13.1.2 Frame Receive

The following figure shows the steps and states involved in sending a message from the WINC device to the host.

Figure 13-4. HIF Frame Receive from WINC to Host



Step	Description
Step (1) Wake up the WINC device	Wake up the device to be able to receive host requests.
Step (2) Check for Interrupt	Monitor BIT [0] of WIFI_HOST_RCV_CTRL_0 register. Disable the host from receiving interrupts (until this interrupt is processed).
Step (3) Clear interrupt	Write zero to BIT [0] of WIFI_HOST_RCV_CTRL_0 register.

continued				
Step	Description			
Step (4) Read data	Get the address of the data block from WIFI_HOST_RCV_CTRL_1 register.			
	Read data block with size obtained from WIFI_HOST_RCV_CTRL_0 register BIT [13] <-> BIT [2].			
Step (5) Process Request	Parse the HIF header at the start of the data and forward the data to the appropriate registered Callback function.			
Step (6) HOST RX Done	Raise an interrupt for the chip to free the memory holding the data by setting BIT [1] of WIFI_HOST_RCV_CTRL_0 register. Enable host interrupt reception again.			
Step (7) Allow the WINC device to Sleep	Allow the WINC device to enter Sleep mode again (if it wishes).			

13.2 HIF Message Header Structure

The HIF message is the data structure exchanged back and forth between the Host Interface and the WINC firmware. The HIF message header structure consists of three fields:

7	6	5	4	з	2	1	0	7	6	5	4	з	2	1	0
			Group	ID							Ор	Code			
						Р	ayloa	d Leng	th						
							Pay	load							
								••							
								••							
								•••							

- The Group ID (8-bit) a group ID is the category of the message. Valid categories are enumerated in tenuM2mReqGroup.
- Op Code (8-bit) is a command number. Valid command number is a value enumerated in: tenuM2mConfigCmd and tenuM2mStaCmd, tenuM2mApCmd, and tenuM2mP2pCmd corresponding to configuration, STA mode, AP mode, and P2P mode commands. Note:
 - Refer to the m2m_types.h for the full list of commands.
 - The P2P mode is not supported after release v19.5.3.
- Payload Length (16-bit) the payload length is shown in bytes (does not include header).

13.3 HIF Layer APIs

The interface between the application and the driver is done at the higher layer API interface (Wi-Fi / Socket.) As explained previously, the driver upper layer uses a lower layer API to access the services of the Host Interface Protocol. This section describes the Host Interface APIs that the upper layers use:

The following API functions are described:

- hif_chip_wake
- hif chip sleep
- hif_register_cb
- hif_isr
- hif_receive
- hif_send
- hif_set_sleep_mode
- hif_get_sleep_mode

For all functions, the return value is either M2M_SUCCESS (zero) in case of success or a negative value in case of failure.

- sint8 hif_chip_wake (void) this function wakes the WINC chip from Sleep mode using
 clockless register access. It sets bit '1' of register 0x01 and sets the value of WAKE_REG register
 to WAKE_VALUE.
- sint8 hif_chip_sleep (void) this function enables Sleep mode for the WINC chip by setting
 the WAKE_REG register to a value of SLEEP_VALUE and clearing bit '1' of register 0x01.
- sint8 hif_register_cb (uint8 u8Grp, tpfHifCallBack fn) this function sets the callback function for different components (for example, M2M_WIFI, M2M_HIF, M2M_OTA and so on.). A callback is registered by upper layers to receive specific events of a specific message group.
- sint8 hif_isr (void) this is the host interface interrupt service routine. It handles interrupts generated by the WINC chip and parses the HIF header to call back the appropriate handler.
- sint8 hif_receive (uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 is Done) this function causes the host driver to read data from the WINC chip. The location and length of the data must be known in advance and specified. This is typically extracted from an earlier part of a transaction.
- sint8 hif_send (uint8 u8Gid, uint8 u8Opcode, uint8 *pu8CtrlBuf, uint16 u16CtrlBufSize, uint8 *pu8DataBuf, uint16 u16DataSize, uint16 16DataOffset) this function causes the host driver to send data to the WINC chip. The WINC chip must be prepared for reception according to the flow described in the previous section.
- void hif_set_sleep_mode (uint8 u8Pstype) this function is used to set the Sleep mode of the HIF layer.
- uint8 hif_get_sleep_mode (void) this function return the Sleep mode of the HIF layer.

13.4 Scan Code Example

The following code example illustrates the Request/Response flow on a Wi-Fi Scan request.

Note: For more details on example codes, refer to the Wi-Fi Network Controller Software Programming Guide.

The application requests a Wi-Fi scan.

```
{
    m2m_wifi_request_scan(M2M_WIFI_CH_ALL);
}
```

• The host driver Wi-Fi layer formats the request and forward it to HIF (Host Interface) layer.

```
sint8 m2m_wifi_request_scan(uint8 ch)
{
    tstrM2MScan strtmp;
    sint8 s8Ret = M2M ERR SCAN IN PROGRESS;
```

```
strtmp.u8ChNum = ch;
s8Ret = hif_send(M2M_REQ_GRP_WIFI, M2M_WIFI_REQ_SCAN, (uint8*)&strtmp,
sizeof(tstrM2MScan),NULL, 0,0);
return s8Ret;
}
```

• The HIF layer sends the request to the WINC chip.

```
sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
                  uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
    sint8 ret = M2M ERR SEND;
    volatile tstrHifHdr
                              strHif;
    strHif.u8Opcode = u8Opcode&(~NBIT7);
    strHif.u8Gid = u8Gid;
    strHif.ul6Length = M2M HIF HDR OFFSET;
    if(pu8DataBuf != NULL)
    {
         strHif.ul6Length += ul6DataOffset + ul6DataSize;
    else
    {
         strHif.ul6Length += ul6CtrlBufSize;
    }
      /* TX STEP (1) */
    ret = hif_chip_wake();
    if(ret == M2M SUCCESS)
    {
        volatile uint32 reg, dma_addr = 0;
volatile uint16 cnt = 0;
        reg = OUL;
        reg |= (uint32)u8Gid;
        reg |= ((uint32)u80pcode<<8);</pre>
        reg |= ((uint32)strHif.ul6Length<<16);</pre>
        ret = nm write reg(NMI STATE REG, reg);
         if (M2M SUCCESS != ret) goto ERR1;
         req = \overline{0};
       /* TX STEP (2) */
        reg |= (1<<1);
         ret = nm write reg(WIFI HOST RCV CTRL 2, reg);
         if (M2M SUCCESS != ret) goto ERR1;
        dma ad\overline{d}r = 0;
         for(cnt = 0; cnt < 1000; cnt ++)</pre>
         {
             ret = nm read reg with ret(WIFI HOST RCV CTRL 2, (uint32 *)&reg);
             if(ret != M2M_SUCCESS) break;
if (!(reg & 0x2))
      /* TX STEP (3) */
                  ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
if(ret != M2M_SUCCESS) {
             /*in case of read error clear the dma address and return error*/
                       dma addr = 0;
                  /*in case of success break */
                                                          break;
             }
         if (dma addr != 0)
         {
             volatile uint32
                                   u32CurrAddr;
             u32CurrAddr = dma addr;
             strHif.ul6Length=NM BSP B L 16(strHif.ul6Length);
       /* TX STEP (4) */
             ret = nm write block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
             if(M2M_SUCCESS != ret) goto ERR1;
u32CurrAddr += M2M_HIF_HDR_OFFSET;
             if(pu8CtrlBuf != NULL)
             {
                  ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
if(M2M_SUCCESS != ret) goto ERR1;
u32CurrAddr += u16CtrlBufSize;
```

```
if(pu8DataBuf != NULL)
            {
                u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
                ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
                if(M2M SUCCESS != ret) goto ERR1;
                u32CurrAddr += u16DataSize;
            reg = dma_addr << 2;</pre>
            reg |= (1 << 1);
      /* TX STEP (5) */
            ret = nm write reg(WIFI HOST RCV CTRL 3, reg);
            if (M2M SUCCESS != ret) goto ERR1;
        }
        else
      /* ERROR STATE */
            M2M DBG("Failed to alloc rx size\r");
            ret = M2M_ERR_MEM_ALLOC;
            goto ERR1;
        }
    }
    else
        M2M ERR("(HIF)Fail to wakup the chip\n");
        goto ERR1;
      /* TX STEP (6) */
    ret = hif_chip_sleep();
ERR1:
    return ret;
```

- The WINC chip processes the request and interrupts the host after finishing the operation.
- The HIF layer then receives the response.

}

```
static sint8 hif isr(void)
    sint8 ret = M2M ERR BUS FAIL;
   uint32 reg;
   volatile tstrHifHdr strHif;
    /* RX STEP (1) */
   ret = hif chip wake();
    if(ret == M2M SUCCESS)
    /* RX STEP (2) */
        ret = nm read reg with ret(WIFI HOST RCV CTRL 0, &reg);
        if (M2M SUCCESS == ret)
        {
            /* New interrupt has been received */
            if(reg & 0x1)
            {
                uint16 size;
                nm bsp interrupt ctrl(0);
                /*Clearing RX interrupt*/
                ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
                if (ret != M2M SUCCESS) goto ERR1;
                reg &= \sim (1 << 0);
    /* RX STEP (3) */
                ret=nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
                if(ret != M2M_SUCCESS)goto ERR1;
                /* read the rx size */
                ret = nm_read_reg_with_ret(WIFI_HOST RCV CTRL 0, &reg);
                if (M2M SUCCESS != ret)
                {
                    M2M ERR("(hif) WIFI HOST RCV CTRL 0 bus fail\n");
                    nm bsp interrupt ctrl(1);
                    goto ERR1;
                }
                gu8HifSizeDone = 0;
                size = (uint16) ((reg >> 2) & 0xfff);
                if (size > 0)
                {
                    uint32 address = 0;
                    /** start bus transfer **/
```

```
/* RX STEP (4) */
                    ret = nm read reg with ret(WIFI HOST RCV CTRL 1, &address);
                    if(M2M SUCCESS != ret)
                    {
                        M2M ERR("(hif) WIFI HOST RCV CTRL 1 bus fail\n");
                        nm bsp interrupt ctrl(1);
                        goto ERR1;
                    }
                    ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
                    strHif.ul6Length = NM_BSP_B_L_16(strHif.ul6Length);
                    if(M2M SUCCESS != ret)
                    {
                        M2M ERR("(hif) address bus fail\n");
                        nm_bsp_interrupt_ctrl(1);
                        goto ERR1;
                    if(strHif.ul6Length != size)
                    {
                        if((size - strHif.ul6Length) > 4)
                        {
                            M2M ERR("(hif) Corrupted packet Size = u < L = u, G = u, OP =
%02X>\n",
                                 size, strHif.ul6Length, strHif.u8Gid, strHif.u8Opcode);
                            nm bsp interrupt ctrl(1);
                            ret = M2M ERR BUS FAIL;
                            goto ERR1;
                        }
                    }
    /* RX STEP (5) */
                    if (M2M REQ GRP WIFI == strHif.u8Gid)
                    {
                        if(pfWifiCb)
                        {
                            pfWifiCb(strHif.u80pcode,strHif.u16Length - M2M HIF HDR OFFSET,
                                     address + M2M HIF HDR OFFSET);
                        }
                    else if (M2M REQ GRP IP == strHif.u8Gid)
                    {
                        if(pfIpCb)
                         {
                            pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M HIF HDR OFFSET,
                                     address + M2M HIF HDR_OFFSET);
                         }
                    else if (M2M REQ GRP OTA == strHif.u8Gid)
                    {
                        if(pfOtaCb)
                         {
                            pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET,
                                     address + M2M_HIF_HDR_OFFSET);
                        }
                    }
                    else
                    {
                        M2M ERR("(hif) invalid group ID\n");
                        ret = M2M ERR BUS FAIL;
                        goto ERR1;
    /* RX STEP (6) */
                    if(!gu8HifSizeDone)
                    {
                        M2M ERR("(hif) host app didn't set RX Done\n");
                        ret = hif_set_rx_done();
                    }
                }
                else
                {
                    ret = M2M ERR RCV;
                    M2M ERR("(hif) Wrong Size\n");
                    goto ERR1;
                }
            }
            else
```

```
#ifndef WIN32
                M2M ERR("(hif) False interrupt %lx", reg);
#endif
            }
        }
        else
        {
            M2M ERR("(hif) Fail to Read interrupt reg\n");
            goto ERR1;
        }
    }
    else
    {
        M2M\_ERR("(hif) FAIL to wakeup the chip\n");
        goto ERR1;
    /* RX STEP (7) */
    ret = hif_chip_sleep();
ERR1:
    return ret;
}
```

The appropriate handler in the Wi-Fi layer (called from the HIF layer).

```
static void m2m_wifi_cb(uint8 u80pCode, uint16 u16DataSize, uint32 u32Addr)
{    // ...code eliminated...
else if (u80pCode == M2M_WIFI_RESP_SCAN_DONE)
{
    tstrM2mScanDone strState;
    gu8scanInProgress = 0;
    if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    {
        gu8ChNum = strState.u8NumofCh;
        if (gpfAppWifiCb)
            gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
     }
    // ...code eliminated...
}
```

The Wi-Fi layer sends the response to the application through its callback function.

```
if (u8MsgType == M2M WIFI RESP SCAN DONE)
{
    tstrM2mScanDone *pstrInfo = (tstrM2mScanDone*) pvMsg;
    if( (gu8IsWiFiConnected == M2M_WIFI_DISCONNECTED) &&
            (gu8WPS == WPS DISABLED) && (gu8Prov == PROV DISABLED) )
        gu8Index = 0;
gu8Sleep = PS WAKE;
        if (pstrInfo->u8NumofCh >= 1)
        {
            m2m wifi req scan result(gu8Index);
            gu8Index++;
        }
        else
        {
            m2m wifi request scan(M2M WIFI CH ALL);
        }
   }
}
```

•


14. WINC SPI Protocol

The WINC main interface is SPI. The WINC device employs a protocol to allow exchange of formatted binary messages between the WINC firmware and the host MCU application. The WINC protocol uses raw bytes exchanged on the SPI bus to form high level structures like requests and callbacks.

The WINC SPI protocol consists of three layers:

- Layer 1 the WINC SPI Slave protocol, which allows the host MCU application to perform register/ memory read and write operation in the ATWINC15x0 device using raw SPI data exchange.
- Layer 2 the host MCU application uses the register and memory read and write capabilities to exchange the host interface frames with the WINC firmware. It also provides asynchronous callback from the WINC firmware to the host MCU through interrupts and the host interface RX frames. For more information on this layer, refer to Section 15 "Host Interface (HIF) Protocol".
- Layer 3 allows the host MCU application to exchange high level messages (for example, Wi-Fi scan, socket connection, or TCP data received) with the WINC firmware to employ in the host MCU application logic.

Figure 14-1. WINC SPI Protocol Layers



14.1 Introduction

The WINC SPI Protocol is implemented as a command-response transaction and assumes one party is the Master and the other is the Slave. The roles correspond to the Master and Slave devices on the SPI bus. Each message has an identifier in the first byte indicating the type of message:

- Command
- Response

Data

In the case of Command and Data messages, the last byte is used as data integrity check.

The format of Command and Response and Data frames are described in the following sections. The following points apply:

- There is a response for each command.
- Transmitted/received data is divided into packets with fixed size.
- For a WR transaction (*Slave is receiving data packets*), the Slave sends a response for each data packet.
- For a RD transaction (*Master is receiving data packets*), the Master does not send a response. If there is an error, the Master requests a retransmission on the lost data packet.
- Protection of commands and data packets by CRC is optional.

14.1.1 Command Format

The following frame format is used for commands where the host supports a DMA address of three bytes.

⊢ 1 By	/te	Payload Size		— 1 Byte —		
Here 4 Bits	— 4 Bits —					
CMD/DATA Start	CMD type	Payload		CRC		
10 Byte (max)						

The first byte contains two fields:

- The CMD/Data Start field indicates that this is a Command frame.
- The CMD type field specifies the command to be executed.

The **CMD type** may be one of 15 commands:

- DMA write
- DMA read
- Internal register write
- Internal register read
- Transaction termination
- Repeat data packet
- DMA extended write
- DMA extended read
- DMA single-word write
- DMA single-word read
- Soft Reset

The Payload field contains command specific data and its length depends on the CMD type.

The **CRC** field is optional and generally computed in software.

The **Payload** field can be one of four types each having a different length:

- A: Three bytes
- B: Five bytes
- C: Six bytes
- D: Seven bytes

Type A commands include:

- DMA single-word RD
- internal register RD
- Transaction termination command
- Repeat data PKT command
- Soft Reset command

Type B commands include:

- DMA RD Transaction
- DMA WR Transaction

Type C commands include:

- DMA Extended RD transaction
- DMA Extended WR transaction
- Internal register WR

Type D commands include:

• DMA single-word WR

Full details of the frame format fields are provided in the following table:

Table 14-1. Frame Format Fields

Field	Size	Description
CMD Start	4 bits	Command Start: 4'b1100
СМД Туре	4 bits	Command type:
		4'b0001: DMA write transaction
		4'b0010: DMA read transaction
		4'b0011: Internal register write
		4'b0100: Internal register read
		4'b0101: Transaction termination
		4'b0110: Repeat data Packet command
		4'b0111: DMA extended write transaction
		4'b1000: DMA extended read transaction
		4'b1001: DMA single-word write
		4'b1010: DMA single-word read
		4'b1111: Soft Reset command

Field Size Description Payload A: 3 The Payload field may be of Type A, B, C, or D Type A (length 3) 1-DMA single-word RD Param: Read Address: Payload bytes: B0: ADDRESS[23:16] B1: ADDRESS[15:8] B2: ADDRESS[7:0] 2-internal register RD Param: Offset address (two bytes): B0: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[7:0] B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0 B1: 0 S: 0xFF B1: 0xFF B1: 0xFF	continued		
A, B, C, or D Type A (length 3) 1- DMA single-word RD Param: Read Address: Payload bytes: B0: ADDRESS[15:8] B2: ADDRESS[15:8] B2: ADDRESS[7:0] 2- Internal register RD Param: Offset address (two bytes): Payload bytes: B0: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[7:0] B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0XFF B1: 0XFF	Field	Size	Description
1-DMA single-word RDParam: Read Address:Payload bytes:B0: ADDRESS[23:16]B1: ADDRESS[15:8]B2: ADDRESS[7:0]2-internal register RDParam: Offset address (two bytes):Payload bytes:B0: OFFSET-ADDR[15:8]B1: OFFSET-ADDR[7:0]B2: 03- Transaction termination commandPayload bytes:B0: 0B1: 0B2: 03- Soft Reset commandParam: nonePayload bytes:B0: 0B1: 0B2: 03- Soft Reset commandParam: nonePayload bytes:B0: 0 XFFB1: 0 XFFB1: 0 XFF	Payload	A: 3	
Param: Read Address: Payload bytes: B0: ADDRESS[23:16] B1: ADDRESS[15:8] B2: ADDRESS[7:0] 2- internal register RD Param: Offset address (two bytes): Payload bytes: B0: OFFSET-ADDR[7:0] B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			<u>Type A (length 3)</u>
Payload bytes: B0: ADDRESS[23:16] B1: ADDRESS[15:8] B2: ADDRESS[7:0] 2-internal register RD Param: Offset address (two bytes): Payload bytes: B0: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[7:0] B2: 0 3-Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4-Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4-Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4-Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5-Soft Reset command Param: none Payload bytes: B0: 0 %FF B1: 0 %FF			1- DMA single-word RD
B0: ADDRESS[23:16] B1: ADDRESS[15:8] B2: ADDRESS[7:0] 2-internal register RD Param: Offset address (two bytes): Payload bytes: B0: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[15:8] B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			Param: Read Address:
B2: ADDRESS[7:0] 2- internal register RD Param: Offset address (two bytes): Payload bytes: B0: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[7:0] B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0KFF B1: 0XFF			
2- internal register RD Param: Offset address (two bytes): Payload bytes: B0: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[7:0] B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0KFF B1: 0XFF			B1: ADDRESS[15:8]
Param: Offset address (two bytes): Payload bytes: B0: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[7:0] B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			B2: ADDRESS[7:0]
bytes): Payload bytes: B0: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[7:0] B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0 XFF B1: 0 XFF B1: 0 XFF			2- internal register RD
B0: OFFSET-ADDR[15:8] B1: OFFSET-ADDR[7:0] B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			-
B2: 0 3- Transaction termination command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0 B1: 0 B1			
3- Transaction termination commandParam: nonePayload bytes:B0: 0B1: 0B2: 04- Repeat Data PKT commandParam: nonePayload bytes:B0: 0B1: 0B2: 04- Repeat Data PKT commandParam: nonePayload bytes:B0: 0B1: 0B2: 05- Soft Reset commandParam: nonePayload bytes:B0: 0B1: 0B1: 0B2: 05- Soft Reset commandParam: nonePayload bytes:B0: 0xFFB1: 0xFF			B1: OFFSET-ADDR[7:0]
commandParam: nonePayload bytes:B0: 0B1: 0B1: 0B2: 04- Repeat Data PKT commandParam: nonePayload bytes:B0: 0B1: 0xFFB1: 0xFF			B2: 0
Payload bytes:B0: 0B1: 0B2: 0 4- Repeat Data PKT command Param: nonePayload bytes:B0: 0B1: 0B2: 05- Soft Reset commandParam: nonePayload bytes:B0: 0B1: 0B2: 05- Soft Reset commandParam: nonePayload bytes:B0: 0B1: 0B1: 0B1: 0B1: 0B1: 0B1: 0B1: 0Payload bytes:B0: 0B1: 0xFFB1: 0xFF			
B0: 0 B1: 0 B2: 0 <i>4- Repeat Data PKT command</i> <i>Param: none</i> <i>Payload bytes:</i> B0: 0 B1: 0 B2: 0 <i>5- Soft Reset command</i> <i>Param: none</i> <i>Payload bytes:</i> B0: 0xFF B1: 0xFF			Param: none
B1: 0 B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			Payload bytes:
B2: 0 4- Repeat Data PKT command Param: none Payload bytes: B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			B0: 0
4- Repeat Data PKT commandParam: nonePayload bytes:B0: 0B1: 0B2: 05- Soft Reset commandParam: nonePayload bytes:B0: 0xFFB1: 0xFFB1: 0xFF			B1: 0
Param: nonePayload bytes:B0: 0B1: 0B2: 0 5- Soft Reset command Param: nonePayload bytes:B0: 0xFFB1: 0xFF			B2: 0
Payload bytes:B0: 0B1: 0B2: 0 5- Soft Reset command Param: nonePayload bytes:B0: 0xFFB1: 0xFF			4- Repeat Data PKT command
B0: 0 B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			Param: none
B1: 0 B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			Payload bytes:
B2: 0 5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			B0: 0
5- Soft Reset command Param: none Payload bytes: B0: 0xFF B1: 0xFF			B1: 0
Param: none Payload bytes: B0: 0xFF B1: 0xFF			B2: 0
Payload bytes: B0: 0xFF B1: 0xFF			5- Soft Reset command
B0: 0xFF B1: 0xFF			Param: none
B1: 0xFF			Payload bytes:
			B0: 0xFF
			B1: 0xFF
B2: 0xFF			B2: 0xFF

continued				
Field	Size	Description		
Payload	B: 5	<u>Type B (length 5)</u>		
		1- DMA RD Transaction		
		Params:		
		DMA Start Address: 3 bytes		
		DMA count: 2 bytes		
		Payload bytes:		
		B0: ADDRESS[23:16]		
		B1: ADDRESS[15:8]		
		B2: ADDRESS[7:0]		
		B3: COUNT[15:8]		
		B4: COUNT[7:0]		
		2- DMA WR Transaction		
		Params:		
		DMA Start Address: 3 bytes		
		DMA count: 2 bytes		
		Payload bytes:		
		B0: ADDRESS[23:16]		
		B1: ADDRESS[15:8]		
		B2: ADDRESS[7:0]		
		B3: COUNT[15:8]		
		B4: COUNT[7:0]		

continued				
Field	Size	Description		
Payload	C: 6	<u>Type C (length 6)</u>		
		1- DMA Extended RD transaction		
		Params:		
		DMA Start Address: 3 bytes		
		DMA extended count: 3 bytes		
		Payload bytes:		
		B0: ADDRESS[23:16]		
		B1: ADDRESS[15:8]		
		B2: ADDRESS[7:0]		
		B3: COUNT[23:16]		
		B4: COUNT[15:8]		
		B5: COUNT[7:0]		
		2- DMA Extended WR transaction		
		Params:		
		DMA Start Address: 3 bytes		
		DMA extended count: 3 bytes		
		Payload bytes:		
		B0: ADDRESS[23:16]		
		B1: ADDRESS[15:8]		
		B2: ADDRESS[7:0]		
		B3: COUNT[23:16]		
		B4: COUNT[15:8]		
		B5: COUNT[7:0]		

continued				
Field	Size	Description		
Payload	C: 6	3- Internal register WR*		
		Params:		
		Offset address: 3 bytes		
		Write data: 3 bytes		
		* "clocked or clockless registers"		
		Payload bytes:		
		B0: OFFSET-ADDR[15:8]		
		B1: OFFSET-ADDR [7:0]		
		B2: DATA[31:24]		
		B3: DATA [23:16]		
		B4: DATA [15:8]		
		B5: DATA [7:0]		
Payload	D: 7	<u>Type D (length 7)</u>		
		1- DMA single-word WR		
		Params:		
		Address: 3 bytes		
		DMA Data: 4 bytes		
		Payload bytes:		
		B0: ADDRESS[23:16]		
		B1: ADDRESS[15:8]		
		B2: ADDRESS[7:0]		
		B3: DATA[31:24]		
		B4: DATA [23:16]		
		B5: DATA [15:8]		
		B6: DATA [7:0]		
CRC7	1 byte	Optional data integrity field comprising two subfields:		
		bit 0: fixed value '1'		
		bits 1-7: 7 bit CRC value computed using polynomial G(x) = X^7 + X^3 + 1 with seed value: 0x7F		

The following table summarizes the different commands according to the payload type (DMA address = 3 bytes):

Payload Type	Payload Size	Command Packet Size with CRC	Commands
Туре А	3 bytes	5 bytes	1- DMA Single-Word Read
			2- Internal Register Read
			3- Transaction Termination
			4- Repeat Data Packet
			5- Soft Reset
Туре В	5 bytes	7 bytes	1- DMA Read
			2- DMA Write
Туре С	6 bytes	8 bytes	1- DMA Extended Read
			2- DMA Extended Write
			3- Internal Register Write
Type D	7 bytes	9 bytes	1- DMA Single-Word Write

Table 14-2. Commands in Payload

14.1.2 Response Format

The following frame format is used for responses sent by the WINC device as the result of receiving a Command or certain Data frames. The Response message has a fixed length of two bytes.

├──── 1 By	/te	1 Byte
├── 4 Bits ──	— 4 Bits —	1
RES/DATA Start	RES Type	STATE
-	2 By	rte

The first byte contains two fields of four bits each to identify the response message and the response type.

The second byte indicates the status of the WINC after receiving and, where possible, executing the command/data. This byte contains two sub fields:

- B0-B3: Error state
- B4-B7: DMA state

States that may be indicated are:

- DMA state:
 - DMA ready for any transaction
 - DMA engine is busy
- Error state:
 - No error
 - Unsupported command
 - Receiving unexpected data packet
 - Command CRC7 error

Table 14-3. Response Format

Field	Size	Description
Response Start	4 bits	Response Start : 4'b1100
Response Type	4 bits	If the response packet is for Command:
		Contains of copy of the Command Type field in the Command.
		If the response packet is for received Data Packet:
		4'b0001: first data packet is received
		4'b0010: Receiving data packets
		 4'b0011: last data packet is received 4'b1111: Reserved value
State	1 byte	This field is divided into two subfields:
State	1 byte	DMA State :
		State
		DMA State Error State
		4 Bits 4 bits
		4'b0000: DMA ready for any transaction
		4'b0001: DMA engine is busy
		Error State:
		• 4'b0000: No error
		4'b0001: Unsupported command 4'b0010: Receiving unexpected data packet
		 4'b0010: Receiving unexpected data packet 4'b0011: Command CRC7 error
		4'b0100: Data CRC16 error
		4'b0101: Internal general error

14.1.3 Data Packet Format

The Data Packet Format is used in either direction (Master to Slave or Slave to Master) to transfer opaque data. A command frame is used either to inform the Slave that a data packet is about to be sent or to request the Slave to send a data packet to the Master. In the case of Master to Slave, the Slave sends a response after the command and each subsequent data frame. The format of a data packet is shown below.

DATA Start	Packet Order	Data Bytes	CRC
— 4 Bits —	— 4 Bits —		
⊢ 1 B	Byte	DATA_PACKET_SIZE	-2 Byte

To support DMA hardware, a large data transfer may be fragmented into multiple smaller Data Packets. This is controlled by the value of DATA_PACKET_SIZE which is agreed between the Master and the Slave in software and is a fixed value such as 256B, 512B, 1KB (default), 2KB, 4KB, or 8KB. If a transfer has a length of **m**, which exceeds DATA_PACKET_SIZE, the sender must split it into multiple DATA_PACKET_SIZE as shown in Equation 1:

© 2018 Microchip Technology Inc.

(*m* – (*n*-1)* DATA_PACKET_SIZE) ------ Equation 1

Where,

•


- 1.. **n-1** = length of the DATA_PACKET_SIZE
- **n** = frame length

This is illustrated below.

 If DMA count <= DATA_PACKET_SIZE: The data packet is "DATA_Header + DMA count +optional CRC16", that is no padding.



If DMA count > DATA_PACKET_SIZE:



• If remaining data < DATA_PACKET_SIZE, the last data packet is: "DATA_Header + remaining data + optional CRC16 ", that is no padding.

The frame fields are described in detail in the following table:

Field	Size	Description
Data Start	4 bits	4'b1111 (Default)
		(Can be changed to any value by programming DATA_START_CTRL register)
Packet	4 bits	4'b0001: First packet in this transaction
Order		4'b0010: Neither the first or the last packet in this transaction
		4'b0011: Last packet in this transaction
		4'b1111: Reserved
Data bytes	DATA_PACKET_SIZE	User data
CRC16	2 bytes	Optional data integrity field comprising a 16-bit CRC value encoded in two bytes. The most significant 8 bits are transmitted first in the frame.
		The CRC16 value is computed on data bytes only based on the polynomial:
		$G(x) = X^{16} + X^{12} + X^{5} + 1$, seed value: 0xFFFF

14.1.4 Error Recovery Mechanism

Table 14-5. Error Recovery Mechanism

Error Type	Recovery Mechanism
Master	
CRC error in command	 Error response received from Slave. Retransmit the command.
CRC error in received data	 Issue a repeat command for the data packet that has a CRC error. Slave sends a response to the previous command. Slave keeps the start DMA address of the previous data packet, so it can retransmit it. Receive the data packet again.
No response is received from Slave	 Synchronization is lost between the Master and Slave. The worst case is when Slave is in receiving data state. Solution: The Master must wait for max DATA_PACKET_SIZE period then generate a Soft Reset command.
Unexpected response	Retransmit the command.
TX/RX Data count error	Retransmit the command.
No response to Soft Reset command	 Transmit all ones until Master receives a response of all ones from the Slave. Then deactivate the output data line.
Slave	
Unsupported command	Send response with error.Returns to command monitor state.
Receive command CRC error	Send response with error.Wait for command retransmission.
Received data CRC error	Send response with error.Wait for retransmission of the data packet.
Internal general error	• The Master must do a Soft Reset on the Slave.
TX/RX Data count error	 Only the Master can detect this error. Slave operates with the data count received until the count finishes or the Master terminates the transaction. In both cases, the Master can retry the command from the start.

continued	
Error Type	Recovery Mechanism
No response to Soft Reset command	 First received 4'b1001, it decides data start. Then received packet order 4'b1111 that is reserved value. Then monitors for 7 bytes all ones to decide Soft Reset action. The Slave must activate the output data line. Waits for deactivation for the received line. The Slave then deactivates the output data line and returns to the CMD/ DATA start monitor state.
General Notes	 The Slave must monitor the received line for command reception at any time. When a CMD start is detected, the Slave receives 8 bytes then return again to the command reception state. When the Slave is transmitting data, it must also monitor for command reception. When the Slave is receiving data, it monitors for command reception between the data packets. Issuing a Soft Reset command is detected in all cases.

14.1.5 Clockless Registers Access

Clockless register access allows a host device to access registers on the WINC device while it is held in a reset state. This type of access can only be done using the "internal register read" and "internal register write" commands. For clockless access, bit 15 of the <code>Offset_addr</code> in the command must be '1' to differentiate between the Clockless and Clocked access mode.

For Clockless register write: - the protocol Master must wait for the response as shown here:

 '0'	8'hC3	Offset_addr[15] =1'b1	Offset_addr[14:0] = clkless_addr	Four bytes of data	{ CRC7,1'b1 }	·0'	
	1 Byte	2 E	Byte	4 Byte	1 Byte		_
 '0'					.0.	Response	
						2 Byte	Γ

For Clockless register **read**: - according to the interface, the protocol Slave may not send CRC16. One or two byte padding depends on three or four byte DMA addresses.

_	·0′	8'hC3	Offset_addr[15] =17b1	Offset_addr[14:0] = clkless_addr	One or two byte padding	{CRC7,1b1}	.0.			
		1 Byte	2 E	3yte	1 or 2 Byte	1 Byte				
	'0'						Response	Data Hdr	Clk-less reg data	101
							2 Byte	1 Byte		


14.2 Message Flow for Basic Transactions

This section shows the essential message exchanges and timings associated with the following commands:


- Read Single Word
- Read Internal Register (clockless)

- Read Block
- Write Single Word
- Write Internal Register (clockless)
- Write Bock

14.2.1 Read Single Word



14.2.2 Read Internal Register (for clockless registers)



14.2.3 Read Block

Normal transaction:

Master — issues a DMA read transaction and waits for a response.

Slave — sends a response after CMD_RES_PERIOD.


Master - waits for a data packet start.

Slave — sends the data packets, separated by DATA_DATA_PERIOD[1] where DATA_DATA_PERIOD is controlled by software and has one of these values: NO_DELAY (default), 4_BYTE_PERIOD, 8_BYTE_PERIOD, and 16_BYTE_PERIOD.

Slave – continues sending until the count ends.

Master — receives data packets. No response is sent for data packets but a termination/retransmit command may be sent if there is an error.

The message sequence for this case is shown below:




Termination command is issued:

Master - can issue a termination command at any time during the transaction.

Master - monitors for RES_START after CMD_RESP_PERIOD.

Slave - cuts off the current running data packet if there is any.

Slave — responds to the termination command after CMD_RESP_PERIOD from the end of the termination command packet.



Repeat command is issued:


- 1. Master can issue a repeat command at any time during the transaction.
- 2. Master monitors for RES_START after CMD_RESP_PERIOD.
- 3. Slave cuts off the current running data packet, if any.
- 4. Slave responds to the repeat command after CMD_RESP_PERIOD from the end of the repeat command packet.
- 5. Slave sends the data packet again that has an error then continues the transaction as normal.



[1] The period between the data packets is "DATA_DATA_PERIOD + DMA access time." The Master monitors for DATA_START directly after DATA_DATA_PERIOD.

14.2.4 Write Single Word


- 1. Master issues DMA single-word write command, including the data.
- 2. Slave takes the data and sends a command response.



14.2.5 Write Internal Register (for clockless registers)

1. Master – issues an internal register write command, including the data.

2. Slave - takes the data and sends a command response.



14.2.6 Write Block

Case 1: Master waits for a command response:

- 1.1. Master issues a DMA write command and waits for a response.
- 1.2. Slave sends response after CMD_RES_PERIOD.
- 1.3. Master sends the data packets after receiving response.
- 1.4. Slave sends a response packet for each data packet received after DATA_RES_PERIOD.
- 1.5. Master does not wait for the data response before sending the following data packet notes:


CMD_RES_PERIOD is controlled by SW taking one of the values:

NO_DELAY (default), 1_BYTE_PERIOD, 2_BYTE_PERIOD and 3_BYTE_PERIOD

The Master must monitor for RES_START after CMD_RES_PERIOD


DATA_RES_PERIOD is controlled by SW taking one of the values:

NO_DELAY (default), 1_BYTE_PERIOD, 2_BYTE_PERIOD and 3_BYTE_PERIOD



• Case 2: Master does not wait for a command response:

- 2.1. Master sends the data packets directly after the command but it still monitors for a command response after CMD_RESP_PERIOD.
- 2.2. Master retransmits the data packets if there is an error in the command.



14.3 SPI Level Protocol Example

To illustrate how the WINC SPI protocol works, the SPI bytes from the scan request example are dumped and the sequence is described below.

14.3.1 **TX (Send Request)**

1. First step in hif send() API is to wake up the chip.

```
sint8 nm clkless wake(void)
 {
      ret = nm_read_reg_with_ret(0x1, &reg);
      /* Set bit 1 \overline{*}/
      ret = nm write reg(0x1, reg | (1 << 1));</pre>
      // Check the clock status
      ret = nm read reg with ret(clk status reg adr, &clk status reg);
      // Tell Firmware that Host waked up the chip
      ret = nm write reg(WAKE REG, WAKE VALUE);
      return ret;
 }
                   CMD INTERNAL READ:
 Command
                                             0xC4
                                                        /* internal register read */
                BYTE [\overline{0}] = CMD INTERNAL READ
                   BYTE [1] = \overline{address} >> 8;
                                                               /* address = 0x01 */
               BYTE [1] |= (1 << 7);
BYTE [2] = address;
BYTE [3] = 0x00;
                                                           /* clockless register */
ø 🐼
                                                                                  2 2
                                                                                         14 %
                                                                                                 1/1 % 1/1 (
                                                                              24
         2 us/Div (421.4K Screens)
                                     @ 1.19 us
.
```

	<u></u>	.				
- SPI		C4:0	80:0	1:0	0:0	§
:Clock Channel						S
:MOSI Channel						5
:MISO Channel						§
:SS Channel						§
IRQ						<u>ا</u>

2. The WINC acknowledges the command by sending three bytes [C4] [0] [F3].

•			🛎 💪 📜 ¼ %	₩, % % < □
1		2 us/Div (421.4K Screens) @ 19.705 us	 	T 1 2 3 4 5 6 @
•	SPI	0:04	0:0	§
	:Clock Channel			5 00
	:MOSI Channel			S 01
	:MISO Channel			L 🖇 01
	:SS Channel			§ 00
	IRQ			S 01

3. The WINC chip sends the value of the register 0x01 which equals 0x01.

T 1 2 3 4 5 6

1 ≣ _ SPI	2 us/Div (421.4K Screens)	9 50.925 us	0:1	0:0	0:0]	0:0	T 1 2 3 4 5 6
:Clock Chann :MOSI Chann							
:MISO Chann							
:SS Channel							
Comman	· · _		C3	/* inter	nal register	r write */	
	BYTE [0] = CMD BYTE [1] = add BYTE [1] = (1	.ress >> 8;	/*		ess = 0x01 ss register	*/	
	BYTE [2] = add BYTE [3] = u32	ress; data >> 24;			= 0x03	*/	
	BYTE [4] = u32 BYTE [5] = u32 BYTE [6] = u32	data >> 8;					
• 🗹	2112 [0] 401				2	e % % %;	* * •
•	2 us/Div (421.4K Screens) (@ 81.57 us					T 1 2 3 4 5 6
E . SPI	C3:0	80:0	1:0			0:0	3:0
:MOSI Chan							
:MISO Chan							
:SS Channel							
The WIN	IC acknowledges	the comma	nd by sendir	ig two bytes [C3] [0].		
I SPI :Clock Chan	nel	2 104.765 us		ig two bytes [8 %		
● ☑ 1 =SPI	2 us/Div (421.4K Screens)	2 104.765 us	0:03		8 %		0
■ I SPI Clock Chan MOSI Chan SS Channe	2 us/Div (421.4K Screens) @	2 104.765 us	0:03		8 %		0
S2 SPI Clock Chan MOSI Chan MISO Chan SS Channe RQ	2 us/Div (421.4K Screens)	2 104.765 us			<u>ک</u> بر ا		0
■ I SPI Clock Chan MOSI Chan SS Channe	2 us/0v (421 4K Screens) () nel nel d CMD_INTERNA BYTE [0] = CMD	L_READ:	0:c3	internal	register rea	ad */	0
S2 SPI Clock Chan MOSI Chan MISO Chan SS Channe RQ	2 us/Div (421.4K Screens) () nel nel d CMD_INTERNA	L_READ: 	0:c3	internal	register reases = 0x0F		0
Sel S	d CMD_INTERNA BYTE [0] = CMD BYTE [1] = add BYTE [1] = (1 BYTE [2] = axd BYTE [3] = 0x0	L_READ: INTERNAL_R ress >> 8; << 7); ress; 0;	0:c3	internal '* addres	register reases = 0x0F	ad */ */	× × × ×
Sel Sel Sel Sel Sel Sel Solochanne Secondary Ro	d CMD_INTERNA BYTE [0] = CMD BYTE [1] = add BYTE [1] = (1 BYTE [2] = axd BYTE [3] = 0x0	L_READ: 	0:c3	internal '* addres	register reases = 0x0F	ad */ */	× × × ×
 SPI SPI Clock Channel SS Channel SS Channel RQ Comma In Comma In	2us/DV (4214K Screens) nel	L_READ: INTERNAL_R ress >> 8; << 7); ress; 0;	0:c3	internal '* addres	register reases = 0x0F	ad */ */	× × × ×
	2 us/DV (421.4K Screens) (net net CMD_INTERNA BYTE [0] = CMD BYTE [1] = add BYTE [1] = add BYTE [2] = add BYTE [2] = add BYTE [3] = 0x0 (2 us/DV (421.4K Screens) (2 us/DV (421.4K Screens) (1 us/DV (421.4K Scre	L_READ: INTERNAL_R ress >> 8; << 7); ress; 0;	0xC4 /* EAD /	internal (* addres clockless re	register rea ss = 0x0F egister ?	ad */ */	× × × ×
 SPI SPI Clock Channe SS Channe SS Channe RQ Comma no 	2 us/DV (421.4K Screens) (net net DE DE DE DE DE DE DE DE DE DE	L_READ: INTERNAL_R ress >> 8; << 7); ress; 0;	0xC4 /* EAD /	internal (* addres clockless re	register rea ss = 0x0F egister ?	ad */ */	

ت ا		🛎 🏝 📜 ¼ % ¼ ½ 🔨 🔲
1	2 us/Div (421.4K Screens) @ 19,705 us	1123K56
E . SPI	0:04	0:0
:Clock Channel		
:MOSI Channel		[] 01
:MISO Channel		01
:SS Channel		S 00
IRQ		5 o1

6. The WINC chip sends the value of the register 0x01 which equals 0x07.

	1.4K Screens) (2 18					
BYTE BYTE BYTE BYTE BYTE BYTE BYTE	D_SINGLE_WI [0] = CMD_S [1] = addre [2] = addre [3] = addre [4] = u32dz [5] = u32dz [6] = u32dz [7] = u32dz	SINGLE_WRITE ess >> 16; ess >> 8; ess; ata >> 24; ata >> 16; ata >> 8;	/* WAK	gle word write E_REG address = KE_VALUE Data =		
SPI SChannel SChannel SChannel	1.4K Screens) @ 2	8.27 us				
IRQ IRQ ZusDir (42). L SPI T SPI		273 us (0:0) MUM	(%:0) 		2 2 % 3	5 °
:Clock Channel :MOSI Channel			m			[5] 64

7. The chip acknowledges the command by sending two bytes [C9] [0].

23		8	22 3	4 🍇 🕺 🕺	% ·
	2 us/Div (421.4K Screens) @ 244.47 us				22456
S81	0.00		0:0	}	§
:Clock Channel	FIFUUL				<u> </u>
MOSI Channel					i •
MISO Channel					. [] «
:SS Channel					
89					5 o.

- 8. At this point, HIF finishes executing the clockless wake up of the WINC chip.
- 9. The HIF layer prepares and sets the HIF layer header to NMI_STATE_REG register (4 byte or 8 byte header describing the packet to be sent).
- 10. Set bit '1' of WIFI_HOST_RCV_CTRL_2 register to raise an interrupt to the chip.

BYI	CMD_SINGLE_WR TE [0] = CMD_S TE [1] = addres TE [2] = addres	INGLE_WRITE	/* single				
BYI	E[1] = addres	_	, 0±119±0	word write *	- /		
BYI	E[2] = addres		/* NMI_S	TATE_REG addr	ess = 0x1080	c */	
	'E [3] = addres						
BYI	'E [4] = u32dat	ta >> 24;		= 0x000C3001			
	?E [5] = u32dat ?E [6] = u32dat			is the length is the Opcode		12 */	
	Q_SET_SCAN_REG			_		DD WIEIT +/	
BII	?E [7] = u32dat	ld;	/~ UXUI IS	the Group ID	- MZM_KEQ_GI	RP_WIFI ~/	
e* 🖸					8 22 X	X X X X	(
<u>ا</u> ا	w (421.4K Screens) @ 269.5	8 us					8
= . SPI			(0:0)	0:0	10:0	(80:0)	
:Clock Channel 38051 Channel							=
MISO Channel			And four				_
:SS Channel			1				_
IRQ							
۵ 🗹					🛎 22 X	X X X X -	
2 2 450	v (421.4K Screens) @ 287.6	75 us					-
• . SPI	0:0	<u>C:0</u>	30:0	1:0			-
:Clock Channel #IOSI Channel							
MISO Channel							_
:SS Channel							-6
IRQ							
							-
The WINC ad	cknowledges th	e command b	y sending two	o bytes [C9] [()].		
ی 😒	-		y sending two	o bytes [C9] [(-	* * * * *	4
2 va0	cknowledges th	P	y sending two	o bytes [C9] [C	8 22 X	· % % % % /	-
e* 🖸 2000	-		y sending two	o bytes [C9] [0	-		
2 000 2 000 1 0 000	-	5 us 6 cs 1000	y sending two	o bytes [C9] [(× 22 X		-
Cick Channel	-	5 es 	y sending two	o bytes [C9] [(× 22 X		-
Cick Channel	-	5 us 6 cs 1000	y sending two	o bytes [C9] [(× 22 X		-
Clock Channel	-	5 us 6 cs 1000	y sending two	o bytes [C9] [0	× 22 X		-
SPI Clock Channel MISO Channel SS Channel RO Command	(Q1.4(Sovens) 2344	(c) (c) () () () () () () () () () (o bytes [C9] [C			-
Command BYT BYT	CMD_SINGLE_WR E [0] = CMD_SI E [1] = addres	ITE: 0XC9 INGLE WRITE ss >> 16;	/* si		2 2 X	·····	-
Command BYT BYT BYT BYT	CMD_SINGLE_WR E [0] = CMD_S E [1] = addres E [2] = addres	ITE: 0XC9 INGLE WRITE ss >> 16; ss >> 8;	/* si	ngle word wri	2 2 X	·····	-
Command BYT BYT BYT BYT BYT BYT BYT BYT	CMD_SINGLE_WR: EE [0] = CMD_S: EE [1] = addres EE [3] = addres EE [3] = addres EE [3] = addres	ITE: 0XC9 INGLE_WRITE ss >> 16; ss >> 8; ss; ta >> 24;	/* si /* WI	ngle word wri	2 2 4	·····	-
Command BYT BYT Command BYT BYT BYT BYT BYT BYT BYT BYT BYT BYT	CMD_SINGLE_WR: TE [0] = CMD_S: TE [1] = addres: TE [2] = addres: TE [3] = addres: TE [4] = u32dat TE [5] = u32dat	TTE: 0XC9 INGLE_WRITE ss >> 16; ss >> 8; ss; ta >> 24; ta >> 24; ta >> 16;	/* si /* WI	ngle word wri FI_HOST_RCV_C	2 2 4	·····	-
Contained BYT BYT Cock Channel MSS Channel SS Channel BYT BYT BYT BYT BYT BYT BYT BYT BYT BYT	CMD_SINGLE_WR: EE [0] = CMD_S: EE [1] = addres EE [3] = addres EE [3] = addres EE [3] = addres	TTE: 0XC9 INGLE_WRITE ss >> 16; ss >> 8; ss; ta >> 24; ta >> 16; ta >> 16; ta >> 8;	/* si /* WI	ngle word wri FI_HOST_RCV_C	2 2 4	·····	-
Contrand BYT BYT BYT BYT BYT BYT BYT BYT BYT BYT	CMD_SINGLE_WR TE [0] = CMD_SS TE [1] = addres TE [2] = addres TE [3] = addres TE [4] = u32dat TE [5] = u32dat TE [6] = u32dat	TTE: 0XC9 INGLE_WRITE ss >> 16; ss >> 8; ss; ta >> 24; ta >> 16; ta >> 16; ta >> 8;	/* si /* WI	ngle word wri FI_HOST_RCV_C ata = 0x02 */	2 2 4	s = 0x1078*/	
Command BYT BYT BYT BYT BYT BYT BYT BYT BYT BYT	CMD_SINGLE_WR: E [0] = CMD_S: E [1] = addres: E [2] = addres: E [3] = addres: E [4] = u32dat E [5] = u32dat E [6] = u32dat E [7] = u32dat E [7] = u32dat	<pre>ITE: 0XC9 INCLE_WRITE ss >> 16; ss >> 24; ta >> 16; ta >> 16; ta >> 8; ta;</pre>	/* si /* WI /* D	ngle word wri FI_HOST_RCV_C ata = 0x02 */	2 2 4	s = 0x1078*/	
Command BYT BYT BYT BYT BYT BYT BYT BYT BYT BYT	CMD SINGLE WR: TE [0] = CMD S: TE [1] = addres TE [2] = addres TE [2] = addres TE [3] = addres TE [4] = u32dat TE [6] = u32dat TE [6] = u32dat TE [7] = u32dat	<pre>ITE: 0XC9 INCLE_WRITE ss >> 16; ss >> 24; ta >> 16; ta >> 16; ta >> 8; ta;</pre>	/* si /* WI /* D	ngle word wri FI_HOST_RCV_C ata = 0x02 */	2 2 4	s = 0x1078*/	
Command BYT BYT BYT BYT BYT BYT BYT BYT BYT BYT	CMD_SINGLE_WR: E [0] = CMD_S: E [1] = addres: E [2] = addres: E [3] = addres: E [4] = u32dat E [5] = u32dat E [6] = u32dat E [7] = u32dat E [7] = u32dat	<pre>ITE: 0XC9 INCLE_WRITE ss >> 16; ss >> 24; ta >> 16; ta >> 16; ta >> 8; ta;</pre>	/* si /* WI /* D	ngle word wri FI_HOST_RCV_C ata = 0x02 */	2 2 4	s = 0x1078*/	
Command BYT BYT BYT BYT BYT BYT BYT BYT BYT BYT	CMD_SINGLE_WR: E [0] = CMD_S: E [1] = addres: E [2] = addres: E [3] = addres: E [4] = u32dat E [5] = u32dat E [6] = u32dat E [7] = u32dat E [7] = u32dat	<pre>ITE: 0XC9 INCLE_WRITE ss >> 16; ss >> 24; ta >> 16; ta >> 16; ta >> 8; ta;</pre>	/* si /* WI /* D	ngle word wri FI_HOST_RCV_C ata = 0x02 */	2 2 4	s = 0x1078*/	

•	2					bi	22	% %	% % %	e	
1		2 us/Div (421.4K Screens)								3456	a
	SPI	0:0	0:0	0:0	2:0				_		1
	:Clock Channel		umn								00
	:MOSI Channel								_		01
	MISO Channel							_			00
	:SS Channel										00
	RQ										01

12. The WINC acknowledges the command by sending two bytes [C9] [0].

	53		6	22	¥ %	% % %	
3		2 us/0iv (421.4K Soreens) @ 244.57 us				11234	50 4
	5P1	13		0	10		
	Clock Channel				m		
	MOSI Channel						• 🗄
	MISO Channel						🕅 🛛
	:SS Channel			1			
	RQ						• 3

13. Then HIF polls for DMA address.

```
for (cnt = 0; cnt < 1000; cnt ++)
{
    ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2, (uint32 *)&reg);
    if(ret != M2M_SUCCESS) break;
    if (!(reg & 0x2))
    {
        ret = nm_read_reg_with_ret(0x150400, (uint32 *)&dma_addr);
        /*in case of success break */
        break;
    }
}</pre>
```

Command	CM	1D SI	INC	GLE READ:	0xCA
	BYTE	[0]	=	CMD SINGLE	READ
	BYTE	[1]	=	address >>	16;
	BYTE	[2]	=	address >>	8;
	BYTE	[3]	=	address;	

<pre>/* single word (4 bytes) read */</pre>	/*	single	word	(4	bytes)	read	*/
---	----	--------	------	----	--------	------	----

/* WIFI HOST RCV CTRL 2 address = 0x1078 */

•	<u></u>					🎽 · L Z	¥ %	% % %	e 📄
3		2 us/Div (421.4K Screens) @ 590	945 us 9					•••••••••	e e
•	SPI		CA:0	0:0	10:0	78:0			<u> </u>
	Clock Channel		עעווויווו			1000000			S 00
	MOSI Channel		LW.			11			E 01
	MISO Channel								S 🚥
	:SS Channel								60 B
	RO								5 01

14. The WINC acknowledges the command by sending three bytes [CA] [0] [F3].

	· 🖂				25	22	X4 %	× × ×	e
8		2 us/Div (421.4K Screens) @ 407.	705 ws 7		 				456
• 5	501			0:CA				0:0	E
	Clock Channel								S 00
	diOSI Channel								
	diliSO Channel			ากเ					00 E
	:SS Channel				 		L		
	IRQ								61

15. The WINC chip sends the value of the register 0x1078, which equals 0x00.

	1YY						
SPI			0:0				-0
Clock Channel							
300SI Channel							
:MISO Channel							_
:SS Channel							
RQ							
BYTE [Ū BYTE [1 BYTE [2	SINGLE_READ: () = CMD_SINGLE_RI = address >> 1 = address >> 8 = address;	EAD 6; /*	single word address = 0:	_	ead */		
BYTE [Ū BYTE [1 BYTE [2 BYTE [3] = CMD_SINGLE_RI] = address >> 1] = address >> 8] = address;	EAD 6; /*	-	\$1504 */		***	
BYTE [0 BYTE [1 BYTE [2 BYTE [3] = CMD_SINGLE_RI] = address >> 1] = address >> 8] = address;	EAD 6; /*	-	\$1504 */		× × ×	
BYTE [Ū BYTE [1 BYTE [2 BYTE [3	<pre>] = CMD_SINGLE_R]] = address >> 1] = address >> 8] = address;</pre>	EAD 6; /*	-	\$1504 */			
BYTE [Ū BYTE [1 BYTE [2 BYTE [3	<pre>] = CMD_SINGLE_R]] = address >> 1] = address >> 8] = address;</pre>	EAD 6; /* ;	address = 0:	<1504 */ 2 2			
BYTE [0 BYTE [1 BYTE [2 BYTE [3 BYTE [3] = CMD_SINGLE_R]] = address >> 1] = address >> 8] = address;	EAD 6; /* ;	address = 0:	<1504 */			
BYTE [0 BYTE [1 BYTE [2 BYTE [3 2 us0w (4) 44 5 2 us0w (4) 45] = CMD_SINGLE_R]] = address >> 1] = address >> 8] = address;	EAD 6; /* ;	address = 0:	<1504 */			

16. The WINC acknowledges the command by sending three bytes [CA] [0] [F3].

	2				a	22	¥ % %	(/ / -	
R.		2 us/Div (421.4K Screens) @4	07.705 us	 	 			1123456	a
	SPI		••••••	0:CA)	 			0:0	5
-	:Clock Channel							100000	§ 00
	dil05i Channel								S 01
	diliso Channel			าน					S 00
	:SS Channel								🛐 es
	RQ								🗄 on

17. The WINC chip sends the value of the register 0x1504, which equals 0x037AA0.

۰ و	24					a	22 % %	- % X X
1		2 us/Div (421.4K Screens)	@ 520.64 us					E 23458 a
- 🗆	iPi			0:A0	0:7A	0:3	0:0	
	Clock Channel							5 00
	MOSI Channel							61
	MISO Channel			11				
	:SS Channel							01
•	90							61

18. The WINC writes the HIF header to the DMA memory address.

```
u32CurrAddr = dma_addr;
strHif.ul6Length=NM_BSP_B_L_16(strHif.ul6Length);
ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
Command CMD_DMA_EXT_WRITE: 0xC7 /* DMA extended write */
BYTE [0] = CMD_DMA_EXT_WRITE
BYTE [1] = address >> 16; /* address = 0x037AA0 */
BYTE [2] = address >> 8;
BYTE [2] = address;
BYTE [2] = address;
BYTE [4] = size >> 16; /* size = 0x08 */
BYTE [5] = size;
```

۵ 🗹					🛎 ½ ½	‰ № % У,	•
4	(421.4K Screens) @ 54	5.525 us					3456
■ . SPI			C7:0	3:0	7A:0	A0:0	
:Clock Channel							5
:MOSI Channel			L		1 11	IL.	5
:MISO Channel							5
:SS Channel							
IRQ							
• 🗹		•			2 2 2	Xa Xa Ya Xa Xa	
		415 us					3456
. SPI	0:0	0:0	8:0				0 : C7
:Clock Channel							
:MOSI Channel							
:MISO Channel							
:SS Channel							
IRQ							5

19. The WINC acknowledges the command by sending three bytes [C7] [0] [F3].

				a	22 % %	% % 🔨 🔲
в		2 us/Div (421.4K Screens) @ 588	865 us			1123456
	SPI	0:07		0:0		§
	Clock Channel					5 00
	:MOSI Channel					5 e1
	diliso Channel					S 00
	:SS Channel					50
	IRQ					S 01

20. The HIF layer writes the data.

•	1					<u>نة</u>	2 2	‰ Ж № %	· · ·	
1		2 us/Div (421.4K Screens)	@ 606.48 us						1123456	0
= .	SPI			1:0	30	0	C:0	0:0		
	:Clock Channel				UIUU	10		רעעעער	Š o	0
	:MOSI Channel				л — П				<u></u> 0	1
	:MISO Channel								<u></u> 0	0
	:SS Channel								<u></u> 0	1
	IRQ								S 0	1
			1							
۰,	• 🖾					1	2 2	‰ Ж Мн	% % <	Π
1		2 us/Div (421.4K Screens)	@ 622.84 us						T 1 2 3 4 5 6] 0
= [.	SPI	0:0	0:0	0:0	0:0	0:0				
		05555500		100000	00000	100000			5	-
	:Clock Channel			0000000					Ľ	00
	:Clock Channel :MOSI Channel									
									§	00
	:MOSI Channel								5 5	01

21. The HIF writes the Control Buffer data (part of the framing of the request).

```
if (pu8CtrlBuf != NULL)
{
    ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
    if(M2M_SUCCESS != ret) goto ERR1;
    u32CurrAddr += u16CtrlBufSize;
}
```

```
Command CMD_DMA_EXT_WRITE: 0xC7 /* DMA extended write */

BYTE [0] = CMD_DMA_EXT_WRITE

BYTE [1] = address >> 16; /* address = 0x037AA8 */

BYTE [2] = address >> 8;

BYTE [3] = address;

BYTE [4] = size >> 16; /* size = 0x04 */

BYTE [5] = size >> 8;

BYTE [6] = size;
```

• 🗹				8	1 2 2 X	× 1/1 % 1/1 ·
	s/Div (421.4K Screens) @ 6	43.24 us 🔍				1123456
E . SPI			C7:0	3 : C3	7A:0	A8:0
:Clock Channel						
:MOSI Channel					1 11	NL 5 or
:MISO Channel						§ oc
:SS Channel						§ or
≡ IRQ						S 01
		1				
۳ 🗹				6	i 22 %	
1	is/Div (421.4K Screens) @ 66	52.295 us			1	T 1 2 3 4 5 6
= . SPI	0:0	0:0	4:0			0:C7
:Clock Channel		umu				
:MOSI Channel						•] •
:MISO Channel						
:SS Channel						§ 0
IRQ						§ 0

22. The WINC acknowledges the command by sending three bytes [C7] [0] [F3].

•			6	22 2	i 🔏 🖌	% % (
1	2 us/Div (421.4K Screens) @ 580.					T123456
E . SPI	0 : C7		0:0			§
:Clock Channel						5 00
:MOSI Channel						5 01
:MISO Channel						§ 00
:SS Channel						5 00
≡ IRQ						o1

23. The HIF layer writes the data.

54					5	£ 2. ¼ %	₩и % % 🔍 🔲
		06.78 us 🖗					T 1 2 3 4 5 6 @
SPI			FF : 0	B:0	0:0	20:0	<u></u>
:Clock Channel		1		000000			5 00
:MOSI Channel							5 01
:MISO Channel		1					5 00
:SS Channel							5 01
IRQ							5 01
	SPI :Clock Channel :MOSI Channel :MISO Channel	2 Us/Div/ (421.4K Screens) SPI Clock Channel MOSI Channel SS Channel SS Channel	2 Us/Div (421.4K Screens) @ 706.78 us Clock Channel MOSI Channel SS Channel	2 us/biv (421.4K Screens) @ 706.78 us SPI [FF::0] Clock Channel [MISO Channel] MISO Channel [SS Channel]	2 us/bit/ (421.4K Screens) @ 706.72 us SPI [77:0] [8:0] Clock Channel	2 us/Div (421.4K Screens) @ 705.78 us SPI [77:0] 0:0] Clock Channel	2 us/0/v (421.4K Screens) @ 706.78 us SPI [77:0] [8:0] [0:0] 20:0] Clock Channel [11:0] [11:0] [11:0] [11:0] MOSI Channel [11:0] [11:0] [11:0] [11:0] SS Channel [11:0] [11:0] [11:0] [11:0]

24. The HIF finished writing the request data to memory and is going to interrupt the chip notifying that host TX is done.

```
reg = dma addr << 2;</pre>
reg |= (1 << 1);
ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
         CMD_SINGLE_WRITE:0XC9
BYTE [0] = CMD_SINGLE_WRITE
                                              /* single word write */
Command
         BYTE [1] = address >> 16;
                                              /* WIFI_HOST_RCV_CTRL_3 address = 0x106C */
         BYTE [2] = address >> 8;
         BYTE [3] = address;
         BYTE [4] = u32data >> 24;
BYTE [5] = u32data >> 16;
                                              /* Data = 0x000DEA82 */
         BYTE [6] = u32data >> 8;
         BYTE [7] = u32data;
                                                                                         Ми % %
😻 🧐
                                                                           22 % %
                                                                       2
          2 us/Div (421.4K Screens)
          2 us/Div (421.4K Screens) @ 730.02 us
                                                                                            T 1 2 3 4 5 6
                                                                                                     e
                                            .....
                                                  C9:0
                                                               0:C3
                                                                             10:0
                                                                                          6C:0
I .
                                                  muun
                                                                                          5 00
   Clock Channe
   MOSI Chi
                                                  JU
                                                                UL
                                                                                          ากก
                                                                                                    5 01
                                                                L
                                                                                                    5 00
                                                    ſ
   MISO Ch
                                                                                                    5 01
                                            L
                                                                                                    5 01
```

	2					11	2 2	‰ ‰	₩, %, %, <	
1		2 us/Div (421.4K Screens) @	749.62 us						T 1 2 3 4 5 6	e
= .	SPI	0:0	D:0	EA : 0	82:0					5
	:Clock Channel									5 00
	:MOSI Channel			W						5 01
	:MISO Channel		-							5 00
	:SS Channel									5 00
	IRQ									5 01

25. The WINC acknowledges the command by sending two bytes [C9] [0].

				🎽 🧏 🚬	‰ ‰ № % У	< · · ·
1		2 us/Div (421.4K Screens) @ 244.57 us			11	23456
= .	SPI	0:09	}		0:0	§
	:Clock Channel					5 oc
	:MOSI Channel					5 o.
	:MISO Channel		1			[5] or
	:SS Channel	· · · · · · · · · · · · · · · · · · ·				Š oʻ
	IRQ					o،

26. The HIF layer allows the chip to enter Sleep mode again.

```
sint8 hif_chip_sleep(void)
{
    sint8 ret = M2M_SUCCESS;
    uint32 reg = 0;
    ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
    /* Clear bit 1 */
    ret = nm_read_reg_with_ret(0x1, &reg);
    if(reg&0x2)
    {
        reg &=~(1 << 1);
        ret = nm_write_reg(0x1, reg);
    }
}</pre>
```

```
Command CMD_SINGLE_WRITE:0XC9 /* single word write */

BYTE [0] = CMD_SINGLE_WRITE

BYTE [1] = address >> 16; /* WAKE_REG address = 0x1074 */

BYTE [2] = address;

BYTE [3] = address;

BYTE [4] = u32data >> 24; /* SLEEP_VALUE Data = 0x4321 */

BYTE [5] = u32data >> 16;

BYTE [6] = u32data >> 8;

BYTE [7] = u32data;
```

۰,	23				1	2 2	¼ ‰ № % %	•
1	2 us/Div (421.4K Screens)	@ 790.385 us					T 1 2 3	4 <u>5 6</u> @
	SPI			C9:0	0:0	10:0	74:0	§
	:Clock Channel			///////				5 00
	:MOSI Channel			U			T III	5 01
	:MISO Channel							§ 00
	:SS Channel							<u>5</u> 01
- 1	IRQ							5 01
						-		
•* 1	2 us/Div (421.4K Screens)	@ 809.505 us			۵	22	‰ ‰ ¼ % ½ €∎234	
	2 us/Div (421.4K Screens)	@ 009.595 us	43:0	21:0	کھ ۱۰۰۰-۱۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰	£ 2		5 6
1	2 us/Div (421.4K Screens)		43:0 		۵۵ ۱۰۰۰ - ۱۰۰۰۰ - ۱۰۰۰ - ۱۰۰۰ - ۱۰۰۰	£ 2		s 6 0 0
1	2 us/Div (421.4K Screens)	0:0			کٹ 	£ 2		5 6 5 6 5 00 5 01
1	2 usi/biv (421.4K Screens) SPI O:0 Clock Channel	0:0	umm		کٹ • • • • • • • • • • • • • • • • • • •	& 2 		5 00 5 01 5 00 5 01 5 00
1	2 Us/Div (421.4K Screens) SPI 0:0 Clock Channel MOSI Channel	0:0	umm			22		5 6 5 6 5 00 5 01

27. The WINC acknowledges the command by sending two bytes [C9] [0].

• 🖂	(a				🛎 😥 🖄		
	2 us/Div (421.4K Screens) @ 2	44.57 us					T 1 2 3 4 5 6
SPI		0:09			0:	0	
:Clock Chann	nel					m	
:MOSI Channe	el						
:MISO Channe	nel						
:SS Channel		Γ	ſ				
IRQ							
	CMD_INTERNAL BYTE [0] = CMD BYTE [1] = addre BYTE [1] = (1 < BYTE [2] = addre BYTE [2] = addre BYTE [2] = addre BYTE [3] = 0x00	INTERNAL_READ ess >> 8; << 7); ess;	/* addr	ess = 0x01		*/	
21	BYTE [0] = CMD_2 BYTE [1] = addre BYTE [1] = (1 < BYTE [2] = addre	INTERNAL_READ ess >> 8; << 7); ess;	/* addr	ess = 0x01	*/ .er */		4 % %
Ø	BYTE [0] = CMD_2 BYTE [1] = addre BYTE [1] = (1 < BYTE [2] = addre	INTERNAL_READ ess >> 8; << 7); ess; ;	/* addr /* cloc	ess = 0x01 kless regist	er */ 2 2	*/	× × ×
_	BYTE [0] = CMD_: BYTE [1] = addre BYTE [1] = (1 - BYTE [2] = addre BYTE [3] = 0x00,	INTERNAL_READ ess >> 8; << 7); ess; ;	/* addr /* cloc	ess = 0x01 cless regist	er */ 2 2 2		
20 SPI	BYTE [0] = CMD_ BYTE [1] = addre BYTE [1] = (1 - BYTE [2] = addre BYTE [3] = 0x00,	INTERNAL_READ ess >> 8; << 7); ess; ; (119us	/* addr /* cloc	ess = 0x01 cless regist	er */ 2 2 2		
_	BYTE [0] = CMD_ BYTE [1] = addre BYTE [1] = (1 - BYTE [2] = addre BYTE [3] = 0x00,	INTERNAL_READ ess >> 8; << 7); ess; ;	/* addr /* cloc	ess = 0x01 cless regist	er */ 2 2 2		
SPI	BYTE [0] = CMD	INTERNAL_READ ess >> 8; << 7); ess; ; (119us	/* addr /* cloc	ess = 0x01 cless regist	er */ 2 2 2		
SPI :Clock Channel	BYTE [0] = CMD	INTERNAL_READ ess >> 8; << 7); ess; ; 	/* addr /* cloc	ess = 0x01 cless regist	er */ 2 2 2		
SPI :Clock Channel :MOSI Channel	BYTE [0] = CMD	INTERNAL_READ ess >> 8; << 7); ess; ; 	/* addr /* cloc	ess = 0x01 cless regist	er */ 2 2 2		

28. The WINC acknowledges the command by sending three bytes [C4] [0] [F3].

	2		🛎 😥 🚬 🔏 %	% % К
1		2 us/Div (421.4K Screens) @ 19.706 us	 	T 1 2 3 4 5 6 @
= .	SPI	0:04	0:0	§
	:Clock Channel			5 00
	:MOSI Channel			5 o1
	:MISO Channel			01
	:SS Channel			5 oo
	IRQ			§ 01

29. The WINC chip sends the value of the register 0x01 which equals 0x03.

•								🎽 ½ 📜	¥ %	М.	% %	•	
1		2 us/Div (421.4K Scr	reens) @ 90	5.28 us 🔍							T 1 2 3 4 5	6	0
= .	SPI			0:3		0:0	0:0	0:0		_		<u> </u>	
	:Clock Channel			um								5	00
	:MOSI Channel									-		5	01
	:MISO Channel									_		5	00
	:SS Channel											5	00
	IRQ									-		5	01
С		CMD_I BYTE [0]	-	_		/*	internal rec	gister write	Э	*/			
		BYTE [1]] = addressing	ess >> 8	3;	/* addr	ess = 0x01	*/					
		BYTE [1]] = (1 ·	<< 7);		/	* clockless	register	*/				
] = addre										
] = u32da			/* Dat	a = 0x01	*/					
] = u32da										
] = u32da] = u32da		;								

7					1	22 % %	₩ % % · · · ·
	2 us/Div (421.4K Screens)	@ 935.47 us					T 1 2 3 4 5 6
SPI	C3:0		1:0	0:0	0:0	0:0	1:0 5 80:0
:Clock Channel							🚺 💀
:MOSI Channel							§ 00
:MISO Channel							§ 00
:SS Channel							5 00
IRQ							5 01
	SPI :Clock Channel :MOSI Channel :MISO Channel :SS Channel	2 UsiDiv (421.4K Screens) SPI C3:0 Clock Channel MOSI Channel SS Channel SS Channel	2 us/biv (421.4K Screens) 9 355.47 us SPI -C3:0 60:0 -C3:0 60:0 1 SXOck Channel	2 us/biv (421.4K Screens) @ 935.47 us SPI C3:0 00:0 Ckck Channel	2 us/biv (421.4K Screens) @ 935.47 us SPI -C3:0 0:0 1:0 0:0 xClock Channel	2 us/0iv (421.4K Screens) @ 925.47 us SPI -C3:0 0:0 0:0 SClock Channel IIIIIII IIIIIIII IIIIIIII 3MOSI Channel - - - - - - - -	2 us/bir (421.4K Screens) @ 195.47 us SPI C3:0 C0:0 0:0 0:0 0:0 xClock Channel UIUIN UIUIN UIUIN UIUIN UIUIN MOSI Channel

30. The WINC chip acknowledges the command by sending two bytes [C3] [0].

۰ 🖸		2 2	Xa X6	1/H % %	•
1	2 us/Div (421.4K Screens) @ 104.765 us	 	1	T 1 2 3 4 9	6
≡ . SPI	0:03	 		0:0	<u> </u>
:Clock Channe			_		5 00
:MOSI Channe					5 01
:MISO Channe					§ 00
:SS Channel					<u>5</u> 01
≡ IRQ					5 01

31. At this point, the HIF layer has completed posting the scan Wi-Fi request to the WINC chip for processing.

14.3.2 RX (Receive Response)

After finishing the required operation (scan Wi-Fi), the WINC interrupts the host to notify of the processing of the request. The host handles this interrupt to receive the response.

1. First step in hif isr is to wake up the WINC chip.

```
sint8 nm clkless wake(void)
     ret = nm_read_reg_with_ret(0x1, &reg);
     /* Set bit 1 */
     ret = nm write reg(0x1, reg | (1 << 1));</pre>
     // Check the clock status
     ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status reg);
     // Tell Firmware that Host waked up the chip
     ret = nm write reg(WAKE REG, WAKE VALUE);
     return ret;
 }
 Command
            CMD INTERNAL READ:
                                     0xC4
                                              /* internal register read */
         BYTE [\overline{0}] = CMD INTERNAL READ
         BYTE [1] = address >> 8;
                                              /* address = 0x01 */
                                           /* clockless register */
         BYTE [1] |= (1 << 7);
         BYTE [2] = address;
         BYTE [3] = 0 \times 00;
                                                                                        1/4 % %
ø 🐼
                                                                      2
                                                                           22
                                                                                 14 %
                                  @ 1.19 us
         2 us/Div (421.4K Screens)
                                                                                           T 1 2 3 4 5 6
                              I....
                                          . . . . . . . . .
- SPI
                               C4:0
                                            80:0
                                                         1:0
                                                                       0:0
                               00000
                                            NUMBER
                                                          nunn
                                                                       MARKED
  :Clock Chanr
                               ĽĽ
  :MOSI Channe
  :MISO Chan
                                                                         Г
                                                                                                   Ś
  :SS Channel
```

2. The WINC acknowledges the command by sending three bytes [C4] [0] [F3].

		0:04				A:A	
■ . SPI						0:0 	
:Clock Chi							
:MOSI Cha					L		
:MISO Cha							
:SS Chann	nel						
			a na siata s Os	01	uala 0:01		
	NC chip sends t	the value of th	e register Ux	u'i which eqi		2. % %	₩/н */, */, <
•	2 us/Div (421.4K Screens)	@ 50.925 us				<u></u>	T 1 2 3 4 5 6
E _ SPI	_		0:1	0:0	0:0	0:0	
:Clock Chan	nnel						
:MOSI Chan	nnel	1					
:MISO Chan	nnel						[
:SS Channe	H						
IRQ							[
Comman		NAL_WRITE:	C3	/* ir	nternal regi	ster write	*/
	BYTE $[0] = C$ BYTE $[1] = a$	MD_INTERNAL_W ddress >> 8;	VRITE		dress = 0x0		*/
	BYTE [1] = BYTE [2] = a			/* clock	less regist	er */	
	BYTE [3] = u	32data >> 24;		/* Da	ata = $0x03$	*/	
		32data >> 16;					
	BYTE [5] = 11	32data >> 8;					
		20-1-+-					
	BYTE [6] = u	32data;					
۵ کې	BYTE [6] = u				6 2	2. % %	№ % % <
•	BYTE [6] = u	@ 81.57 us				<u>.</u>	T 1 2 3 4 5 6
1 ≡ <mark>_</mark> SPI	BYTE [6] = u	@ 81.57 us (80 : 0)	1:0)		0:0	0:0	3:0
1 E _ SPI :Clock Cha	BYTE [6] = u 2 us/biv (421.4K Screens) C3:0 mnet	@ 81.57 us				<u>.</u>	T 1 2 3 4 5 6
1 = . SPI :Clock Cha :MOSI Chai	BYTE [6] = u 2 us/biv (421.4K Screens) 	@ 81.57 us (80 : 0)			0:0	0:0	
1 E _ SPI :Clock Cha :MOSI Chai :MISO Chai	BYTE [6] = u	@ 81.57 us (80 : 0)			0:0	0:0	
1 = SPI :Clock Cha :MISO Chai :SS Channel	BYTE [6] = u 2 us/Div (421.4K Screens) 	@ 81.57 us (80 : 0)			0:0	0:0	
I SPI Clock Cha MOSI Chai MISO Chai SS Channe I RQ I RQ	BYTE [6] = u 2 usDiv (421.4K Screens) C3:0 					0:0	
Clock Cha Clock Cha MOSI Chan SS Channe RQ The WII	BYTE [6] = u 2 us/Div (421.4K Screens) 				[C3] [0].		
Clock Cha MOSI Chan MISO Chan I IRQ The WII	BYTE [6] = u 2 usDiv (421.4K Screens) C3:0 				[C3] [0].	0:0	
S SPI Clock Chain MOSI Chain SS Chaine RQ The WIII Color Chain SS Chaine SS Cha	BYTE [6] = u	es the comma			[C3] [0].		3:0
Clock Cha MOSI Chan MISO Chan SS Chann RQ The WII	BYTE [6] = u 2 usDiv (421.4K Screens) meet et NC acknowledg 2 usDiv (421.4K Screens) 2 usDiv (421.4K Screens) 2 usDiv (421.4K Screens)	es the comma	and by sendi		[C3] [0].		1123433 (3:0) (3:
S SPI Clock Chan MOSIChan MISO Chan RQ RQ The WII Clock Chan SPI SPI Clock Chan SPI SPI SPI SPI	BYTE [6] = u 2 usDiv (4214K Screens) annel el NC acknowledg 2 usDiv (4214K Screens) 2 usDiv (4214K Screens) annel 2 usDiv (4214K Screens) 2 usDiv (4214K Screens) 1 usDiv (4214K Screens) 1 usDiv (4214K Screens) 1 usDiv (4214K Screens)	es the comma	and by sendi		[C3] [0].		
S SPI Clock Chan MOSI Chan RQ The WII Cock Chan SS Channe SS Chan SS Chan	BYTE [6] = u 2 usDiv (4214K Screens) annel NC acknowledg 2 usDiv (4214K Screens) 2 usDiv (4214K Screens) 2 usDiv (4214K Screens) 2 usDiv (4214K Screens) 2 usDiv (4214K Screens)	es the comma	and by sendi		[C3] [0].		1123433 (3:0) (3:
Clock Cha The Will Clock Chan SS Channe RQ The Will Cock Cha SS Channe SS Chan SS Chan	BYTE [6] = u 2usDiv (4214K Screens) annel NC acknowledg 2usDiv (4214K Screens) 2usDiv (4214K Screens) annel 2usDiv (4214K Screens) annel 2usDiv (4214K Screens) 2usDiv (4214K Screens)	es the comma	and by sendi		[C3] [0].		1123433 (3:0) (3:
Image: spin spin spin spin spin spin spin spin	BYTE [6] = u 2usDiv (4214K Screens) annel NC acknowledg 2usDiv (4214K Screens) 2usDiv (4214K Screens) annel 2usDiv (4214K Screens) annel 2usDiv (4214K Screens) 2usDiv (4214K Screens)	es the comma	and by sendi		[C3] [0].		1123433 (3:0) (3:
9 = SPI - Clock Cha - MISO Char - RQ The WII - Clock Char - SS Charne - SS Char - SS Char	BYTE [6] = u 2usDiv (4214K Screens) annel NC acknowledg 2usDiv (4214K Screens) 2usDiv (4214K Screens) annel 2usDiv (4214K Screens) 2usDiv (4214K Screens) annel 2usDiv (4214K Screens)	es the comma	and by sendi		[C3] [0].		1123433 (3:0) (3:
Image: spin spin spin spin spin spin spin spin	BYTE [6] = u	es the comma	and by sendi	ng two bytes	[C3] [0].		1123433 (3:0) (3:
Clock Cha MISO Chan MISO Chan SChan RQ The WII	BYTE [6] = u	es the comma	and by sendi	ng two bytes	[C3] [0].		<u>страния</u> <u>з.с.</u> <u>ж</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u>
Clock Cha MISO Chan MISO Chan SChan RQ The WII	BYTE [6] = u 2usDiv (4214K Screens) annet NC acknowledg 2usDiv (4214K Screens) NC acknowledg 2usDiv (4214K Screens) Annet annet CMD INTER BYTE [0] = C BYTE [1] = a	es the comma es the comma NAL_READ: MD_INTERNAL_F ddress >> 8;	and by sendi	ng two bytes	[C3] [0].	2 2 % % ster read	<u>страния</u> <u>з.с.</u> <u>ж</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u>
Image: spin spin spin spin spin spin spin spin	BYTE [6] = u	es the comma es the comma NAL READ: MD_INTERNAL F ddress >> 8; (1 << 7);	and by sendi	ng two bytes	[C3] [0].	2 2 % % ster read	<u>страния</u> <u>з.с.</u> <u>ж</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u>
Clock Cha MISO Chan MISO Chan SChan RQ The WII	BYTE [6] = u	es the comma es the comma NAL_READ: MD_INTERNAL_F ddress >> 8; (1 << 7); ddress;	and by sendi	ng two bytes	[C3] [0].	2 2 % % ster read	<u>страния</u> <u>з.с.</u> <u>ж</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u>
Clock Cha MISO Chan MISO Chan SChan RQ The WII	BYTE [6] = u	es the comma es the comma NAL_READ: MD_INTERNAL_F ddress >> 8; (1 << 7); ddress;	and by sendi	ng two bytes	[C3] [0].	2 2 % % ster read	<u>страния</u> <u>з.с.</u> <u>ж</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u> <u>х</u>
Clock Cha MOSICha MOSICha MISOCha SChann RQ The WII Cock Cha MISOCha SPI Clock Cha MISOCha MISOCha MISOCha MISOCha MISOCha RQ E SPI Clock Cha MISOCha RQ E SPI Clock Cha MISOCha MISOCha RQ E SPI Clock Cha MISOCha RQ E SPI Clock Cha MISOCha SC Cha MISOCHA MISOCH	BYTE [6] = u	es the comma es the comma Provide the comma es the comm	and by sendi	ng two bytes	[C3] [0].	2 2 % % ster read	×/
S S S S S S S S S S S S S S	BYTE [6] = u	es the comma es the comma NAL_READ: MD_INTERNAL_F ddress >> 8; (1 << 7); ddress;	and by sendi	ng two bytes	[C3] [0].	2 2 % %	×/
SPI Clock Chain I RQ The WII Clock Chain I RQ The WII Clock Chain I RQ I I SPI Clock Chain I RQ Comma n	BYTE [6] = u 2us0v (421.4K Screens) COTO mnet COTO MC acknowledg 2us0v (421.4K Screens) MC acknowledg CMD INTER BYTE [0] = C BYTE [1] = a BYTE [1] = BYTE [2] = a BYTE [3] = 0 2us0v (421.4K Screens)	es the comma es the comma Provide the comma es the comm	and by sendi	ng two bytes	[C3] [0].	2 2 % %	×/
SPI Clock Chain RQ The WII Clock Chain RQ The WII Clock Chain RQ SPI Clock Chain RQ RQ Comman	BYTE [6] = u	es the comma es the comma MAL_READ: MD_INTERNAL_F ddress >> 8; (1 << 7); ddress; x00;	and by sendi	ng two bytes	[C3] [0].	2 2 % %	×/
SPI Clock Chain RQ The WII Clock Chain RQ SPI Clock Chain RQ SPI Clock Chain RQ Clock Chain RQ Clock Chain RQ Clock Chain RQ Clock Chain RQ Clock Chain RQ SPI Clock Chain RQ SPI SPI SPI SPI SPI SPI SPI SPI	BYTE [6] = u 2 usdov (421.4K Screens) anel NC acknowledg 2 usdov (421.4K Screens) anel nnel nnel anel nnel set CMD INTER BYTE [0] = C BYTE [1] = a BYTE [1] = a BYTE [2] = a BYTE [3] = 0 2 usdov (421.4K Screens) anel	es the comma es the comma es the comma number of the second se	and by sendi	ng two bytes	[C3] [0].	2 2 % %	×/
S S S S S S S S S S S S S S	BYTE [6] = u 2 usdbr (421.4K Screens) anel anel NC acknowledg 2 usdbr (421.4K Screens) anel a	es the comma es the comma (101765 us (101765 us) MAL_READ: MD_INTERNAL_F ddress >> 8; (1 << 7); ddress; x00; (1 << 0);	and by sendi	ng two bytes	[C3] [0].	2 2 % %	×/

5. The WINC acknowledges the command by sending three bytes [C4] [0] [F3].

6. Then WINC chip sends the value of the register 0x01 which equals 0x07. 6. Then WINC chip sends the value of the register 0x01 which equals 0x07. Command CMD SINGLE WRITE: 0XC9 /* single word write */ BYTE [0] = CMD_SINGLE WRITE BYTE [1] = address >> 16; /* WAKE_REG address = 0x1074 */ BYTE [3] = address >> 8; BYTE [3] = address >> 8; BYTE [4] = u32data >> 24; /* WAKE_VALUE Data = 0x5678 */ BYTE [5] = u32data >> 16;
6. Then WINC chip sends the value of the register 0x01 which equals 0x07. So Channel
<pre>clock channel</pre>
<pre>Schemed</pre>
<pre>. Then WINC chip sends the value of the register 0x01 which equals 0x07 Then WINC chip sends the value of the register 0x01 which equals 0x07</pre>
<pre> . Then WINC chip sends the value of the register 0x01 which equals 0x07</pre>
<pre> . Then WINC chip sends the value of the register 0x01 which equals 0x07. </pre>
Command CMD_SINGLE_WRITE:0XC9 /* single word write */ BYTE [0] = CMD_SINGLE_WRITE BYTE [1] = address >> 16; /* WAKE_REG address = 0x1074 */ BYTE [2] = address; BYTE [3] = address; BYTE [4] = u32data >> 24; /* WAKE_VALUE Data = 0x5678 */ BYTE [6] = u32data >> 16; BYTE [6] = u32data >> 8; BYTE [7] = u32data >> 8; BYTE [7] = u32data >> 8;
Command CMD_SINGLE_WRITE:0XC9 /* single word write */ BYTE [0] = CMD_SINGLE_WRITE BYTE [1] = address >> 16; /* WAKE_REG address = 0x1074 */ BYTE [2] = address; BYTE [3] = address; BYTE [4] = u32data >> 24; /* WAKE_VALUE Data = 0x5678 */ BYTE [5] = u32data >> 16; BYTE [6] = u32data >> 8; BYTE [7] = u32data;
Command CMD_SINGLE_WRITE:0XC9 /* single word write */ BYTE [0] = CMD_SINGLE_WRITE BYTE [1] = address >> 16; /* WAKE_REG address = 0x1074 */ BYTE [2] = address; BYTE [3] = address; BYTE [4] = u32data >> 24; /* WAKE_VALUE Data = 0x5678 */ BYTE [5] = u32data >> 16; BYTE [6] = u32data >> 8; BYTE [7] = u32data;
2 usDiv (421.4K Screens) @ 206.87 us
I I I I I I I I I I I I I I I I I I I
Cicck Channel
ADSIC Channel
30 SO Channel
:SS Channel
● ⊠ & 2.2 % % % % % * %
2 us0/v (4214K Screens) @ 227.73 us File 2 3 4 5 6
⁸ llllllll.
U U
Image: spin term Image: spin term<

8. Read register WIFI_HOST_RCV_CTRL_0 to check if there is a new interrupt, and clear it.

	{						
		<pre>uint16 size; /*Clearing RX interry ret = nm_read_reg_win reg &= ~(1<<0); ret = nm_write_reg(W)</pre>	th_ret(WIFI_H				
	Command	CMD_SINGLE_READ: BYTE [0] = CMD_SINGLI BYTE [1] = address >: BYTE [2] = address >: BYTE [3] = address;	E_READ > 16;	-	word (4 byte ST_RCV_CTRL_	es) read _0 address =	*/ 0x1070 */
	۶ 🗹				6	22 24 %	%н % %
1		2 us/Div (421.4K Screens)	@ 651.16634 ms				T 1 2 3 4 5 6 @
	- SPI		CA:0	0:0	10:0	70:0	S
	:Clock Channel	4					5 00
	:MOSI Channel						5 01
	:MISO Channel						5 00
	:SS Channel		1				5 00
	IRQ						5 00

9. The WINC acknowledges the command by sending three bytes [CA] [0] [F3].

	2				a	2 2	Xa Xa	Им % %	•
1		2 us/Div (421.4K Screens)	407.705 us	 	 		1	T 1 2 3 4 5	5 6
= [.	SPI		-	 0:CA	 		-	0:0	<u> </u>
	:Clock Channel								§ 00
	:MOSI Channel								5 01
	:MISO Channel								5 00
	:SS Channel								01
	IRQ								5 01

10. The WINC chip sends the value of the register 0x1070 which equals 0x31.

	1				<u>ت</u>	2 2 14 %	₩ % % <
1		2 us/Div (421.4K Screens) @ 651.2	1892 ms				23456
= [.	SPI		0:31	0:0	0:0	0:0	<u></u>
	:Clock Channel					Unnin	5 00
	:MOSI Channel						5 01
	:MISO Channel						5 00
	:SS Channel						5 00
	IRQ						5 00

Command	CM	ID SI	ENG	GLE READ:	0xCA
	BYTE	[0]	=	CMD SINGLE	READ
	BYTE	[1]	=	address >>	16;
	BYTE	[2]	=	address >>	8;
	BYTE	[3]	=	address;	

/* single word (4 bytes) read */

/* WIFI_HOST_RCV_CTRL_0 address = 0x1070 */

	22						2 2 4	‰ ⁷ 4 % % ≤	
1		2 us/Div (421.4K Screens)	 @ 651.10	634 ms			·····	T 1 2 3 4 5 6	<u>Ч</u> е
	SPI		 	CA:0	0:0	10:0	70:0		-5
	:Clock Channel								5 00
	:MOSI Channel								5 01
	:MISO Channel								
	:SS Channel								
	IRQ								§ 00

11. The WINC acknowledges the command by sending three bytes [CA] [0] [F3].

	24				1	2 2	‰ ‰	₩и % %	•
1		2 us/Div (421.4K Screens) @ 407	.705 us		 			11234	56
	SPI			0 : CA	 			0:0	<u> </u>
	:Clock Channel							00000	§ 00
	:MOSI Channel								5 01
	:MISO Channel								5 00
	:SS Channel]				5 01
	IRQ								01

😻 🗹					<u>ل</u> ة الم	22 ¼ ‰	Ми % %	*
1	2 us/Div (421.4K Screens)	@ 651.21892 ms	1 .				1123	456
E . SPI	L		:31	0:0]	0:0	0:0		
Clock Ch	hannel		1111		1111100			
:MOSI Ch								
:MISO Ch			1.0					
:SS Chan	inel							
IRQ								
Clear tl	he WINC Interrupt.							
Comma	nd CMD SINGLE WF	2TTE • 0XC9	/	* single wo	ord write */	,		
Conation		SINGLE WRITE	/	Singic We	,10 W1100 /			
	BYTE $[1] = addree$	ess >> 16;	/	* WIFI_HOST	_RCV_CTRL_0	address =	= 0x1070	*/
	BYTE [2] = addre							
	BYTE [3] = addre			(+ D	> > > + /			
	BYTE [4] = u32da BYTE [5] = u32da			/* Data = (1230 ^/			
	BYTE $[6] = u32da$							
	BYTE [7] = u32da							
ی چ					🕍 🖇	2 % %	₩и % %	۰
e 🗹	2 us/Div (421.4K Screens)	@ 651.323225 ms			≉ کھ	2 22 74 7%	₩ % % 1123×	۰ ۲ 5 6
	2 us/Div (421.4K Screens)	@ 651.323225 ms				2 22 X X		<
1					[]		1123	<
1 ≡ SPI	hannel					10:0	70:0	456
1 E _ SPI :Clock Ch	annel						T 1 2 3 (456
1 E SPI :Clock Ch :MOSI Ch	annel						T 1 2 3 (456
¶ ≡ . SPI :Clock Ch :MOSI Ch :MISO Ch	annel			_			T 1 2 3 (<
1 = SPI :Clock Ch :MOSI Ch :MISO Ch :SS Chan = IRQ	annel			_				<
9 E SPI :Clock Cl :MOS Ch :SS Chan E IRQ :SS Chan E IRQ	annel	@ 661.342415 ms					T 1 2 3 (•
9 SPI SClock Ch 380 SI Ch 381 SO Ch SS Chan RQ	2 us/bv (421.4K Screens)						1233 70:0 111234 11234 123	<
9 SPI SClock CH SClock CH SCL	2 us/DV (421.4K Soreens)	@ 651.512415 ms					1233 70:0 111234 11234 123	< 5 6 1 1 1 1
9 2 SPI 3Clock Ch 3HISO Ch 3HISO Ch 3HISO Ch 3RC 3HISO Ch 3HISO CH	2 us/0v (421.4K Screens)	@ 661.342415 ms					1233 70:0 111234 11234 123	<
9 ■ 3 SPI 300ck Ch 310 Si Ch 1311 SO Ch 1311 SO Ch 1315 Chan ■ 155 Chan ■ 155 Chan ■ 250 Ch 130 Si	annel	@ 651.512415 ms					1233 70:0 111234 11234 123	< 5 6 1 1 1 1 1 1 1 1 1 1 1 1 1
9 2 SPI 3Clock Ch 3HISO Ch 3HISO Ch 3HISO Ch 3RC 3HISO Ch 3HISO CH	2 us/0v (421.4K Screens)	@ 651.512415 ms					1233 70:0 111234 11234 123	<

14. The chip acknowledges the command by sending two bytes [C9] [0].

				E	£ 2 X X	₩и % % <
1		2 us/Div (421.4K Screens) @ 244.57 us				T 1 2 3 4 5 6
= .	SPI	0 : C9]		0:0	§
	:Clock Channel					§ «
	:MOSI Channel					S 0'
	:MISO Channel		L			
	:SS Channel					
	IRQ					

15. The HIF reads the data size.

```
/* read the rx size */
ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
```

```
d CMD_SINGLE_READ: 0xCA
BYTE [0] = CMD_SINGLE_READ
Command
                                      0xCA
                                                      /* single word (4 bytes) read
         BYTE [1] = address >> 16;
BYTE [2] = address >> 8;
                                                     /* WIFI_HOST_RCV_CTRL_0 address = 0x1070 */
         BYTE [3] = address;
```

*/

	1					a	12 Ze 1/4 %	%n % % ≤
1		2 us/Div (421.4K Screens)	@ 651.1	6634 ms				T 1 2 3 4 5 6 @
= [.	SPI			CA:0	0:0	10:0	70:0	§
	:Clock Channel							5 oo
	:MOSI Channel							01
	:MISO Channel							5 00
	:SS Channel							
	IRQ							§ 00

16. The WINC acknowledges the command by sending three bytes [CA] [0] [F3].

	5				8	2 2	‰ ‰ №	% % 🔍 🔲
1		2 us/Div (421.4K Screens) @ 407	705 us					T 1 2 3 4 5 6 @
= .	SPI		0:					0:0
	:Clock Channel			un				0 0
	:MOSI Channel							§ 01
	:MISO Channel			ທ				§ 00
	:SS Channel							o1 الأ
	IRQ							5 01

17. The WINC chip sends the value of the register 0x1070 which equals 0x30.

	2					1	£ 22 🔏 %	1/4 % / · · ·
		2 us/Div (421.4K Screens)	@ 651.436	825 ms				T123456
			Y	[0:20]		0:0	0:0	·····
= [-				0:30				2
	:Clock Channel				000000			[E] 00
	:MOSI Channel							5 01
	:MISO Channel							5 00
	:SS Channel	J						5 oo
	IRQ							§ 01

18. The HIF reads hif header address.

```
/** start bus transfer**/
ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
```

Command	CN	1D S:	INC	GLE READ:	0xCA
	BYTE	[0]	=	CMD SINGLE	READ
	BYTE	[1]	=	address >>	16;
	BYTE	[2]	=	address >>	8;
	BYTE	[3]	=	address;	

/* single word (4 bytes) read */

/* WIFI_HOST_RCV_CTRL_1 address = 0x1084 */

•	1				*	22 74 76	₩ _₩ % <
1		2 us/Div (421.4K Screens)	@ 651.46292 ms				T 1 2 3 4 5 6 @
	SPI		CA:0	0:0	10:0	84 : 0	§
	:Clock Channel						5 00
	:MOSI Channel		1/1/				5 01
	:MISO Channel						5 00
	:SS Channel						5 00
	IRQ						5 01

19. The WINC acknowledges the command by sending three bytes [CA] [0] [F3].

ی ک		6	2 2	14 1% "	н % % (
1	2 us/Div (421.4K Screens) @ 407.705 us				T 1 2 3 4 5 6	e
E . SPI	0 : CA				0:0	5
:Clock Channe						5 00
:MOSI Channel						5 01
:MISO Channel						5 00
:SS Channel						5 01
≡ IRQ						5 01

20. The WINC chip sends the value of the register 0x1078 which equals 0x037AB0.

•	2					1	22 % %	₩, %, К
1		2 us/Div (421.4K Screens)	@ 651.51	5785 ms				T 1 2 3 4 5 6
= . s	PI			0:80	0:7A	0:3	0:0	§
1	Clock Channel							§ 。
	MOSI Channel							5 0
	MISO Channel					Л		5 0
	SS Channel							S •
I IR	Q							5 0

21. The HIF reads the hif header data (as a block).

ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr)); /* dma extended read */ Command CMD DMA EXT READ: С8 EAD

BYTE	[0]	=	CMD DMA EXT RE
BYTE	[1]	=	address >> 16;
BYTE	[2]	=	address >> 8;
BYTE	[3]	=	address;
BYTE	[4]	=	size >> 16;
BYTE	[5]	=	size >>;
BYTE	[6]	=	size;

/* address = 0x037AB0*/

	1						🛎 😥 🖄	¼ ‰ № % У	•
1		2 us/Div (421.4K Screens)	@ 651.	540065 ms			1 .	112345	
	SPI			Y	C8:0	3:0	[7A:0]	B0:0	[]
	:Clock Channel						unum		5 00
	:MOSI Channel								5 01
	:MISO Channel								5 00
	:SS Channel								5 01
•	IRQ								5 01
	54						🛎 ½ 🧏	¼ ‰ ⊮/ı % '/ı	•
1		2 us/Div (421.4K Screens)	@ 65	1.559775 ms			I	T 1234	4 5 6
= .	SPI	0:0	0:0	4:0				0:08	<u> </u>
	:Clock Channel			umm					5 00
	:MOSI Channel								5 01
	:MISO Channel								§ 00
	:SS Channel								§ 00

22. The WINC acknowledges the command by sending three bytes [C8] [0] [F3].

•	2	📓 🧏 📜	¼ ‰ [₩] / ¼ ¼ ·/ □
1		2 us/0v (421.4K Screens) @ 651.570625 ms	1123456 @
	SPI	0:08	0:0
	:Clock Channel		
	:MOSI Channel		01
	:MISO Channel		00
	:SS Channel		5 01
- 1	IRQ		5 01


23. The WINC sends the data block (four bytes).

	1				🕍 🕺	2. 14 %	₩ % % ·
1		2 us/Div (421.4K Screens) @ 651.6	03725 ms				T 1 2 3 4 5 6 @
	SPI		0:1	0:32	0:0	0:0	§
	:Clock Channel		muu				5 00
	:MOSI Channel						01
	:MISO Channel		1				5 00
	:SS Channel						§ 00
	IRQ						§ 01

24. The HIF calls the appropriate handler according to the hif header received which tries to receive the Response data payload.

.

5 01



```
sint8 hif receive (uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
    uint32 address, reg;
    uint16 size;
    sint8 ret = M2M SUCCESS;
    ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    size = (uint16) ((reg >> 2) & 0xfff);
    ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
/* Receive the payload */
    ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
}
Command
           CMD SINGLE READ:
                                   0xCA
                                                /* single word (4 bytes) read
                                                                                            */
        BYTE [\overline{0}] = CM\overline{D} SINGLE READ
        BYTE [1] = address >> 16;
                                              /* WIFI HOST RCV CTRL 0 address = 0x1070 */
        BYTE [2] = address >> 8;
BYTE [3] = address;
```

	1					a	12 22 14 %	% % %
1		2 us/Div (421.4K Screens)	@ 651.166	34 ms				T123456
۰.	SPI			CA:0	0:0	10:0	70:0	§
	:Clock Channel							5 00
	:MOSI Channel							S 01
	:MISO Channel							S 00
	:SS Channel							§ 00
	IRQ							5 00

25. The WINC acknowledges the command by sending three bytes [CA] [0] [F3].

۲	• 🖂				2	2 2	¥ %	₩и % %	•
1		2 us/Div (421.4K Screens) @ 40	7.705 us				i .	T 1 2 3 4	56
= [SPI			0:CA	 			0:0	[]
	:Clock Channel			ມມາມມາກ					5 00
	:MOSI Channel								5 01
	:MISO Channel			1/1					5 00
	:SS Channel								5 01
	IRQ								5 01

26. The WINC chip sends the value of the register 0x1070 which equals 0x30.

• 🖂	2 us/Div (421.4K Screens)	@ 651.436825 ms		W	£ 22 % %	7 1 2 3 4 5 6
	2 US/DIV (421.4K Screens)	@ 651.436625 ms				
SPI		0:30	0:0	0:0	0:0	
:Clock Chan	nel					5
:MOSI Chan	nel					5
:MISO Chan	nel					5
:SS Channel						§
IRQ						5
Command	d CMD SINGLE RE BYTE [0] = CMD_S BYTE [1] = addre BYTE [2] = addre BYTE [3] = addre	SINGLE_READ ess >> 16; ess >> 8;	2	word (4 byte ST_RCV_CTRL_	es) read _1 address =	*/ = 0x1084 */
	BYTE $[\overline{0}] = CM\overline{D}$ BYTE $[1] = addree$ BYTE $[2] = addree$	SINGLE_READ ess >> 16; ess >> 8;	2	· -		• 0x1084 */
	BYTE $[\overline{0}] = CM\overline{D}$ BYTE $[1] = addree$ BYTE $[2] = addree$	SINGLE_READ 255 >> 16; 255 >> 8; 255;	2	ST_RCV_CTRL	_1 address =	• 0x1084 */
	BYTE [0] = CMD S BYTE [1] = addre BYTE [2] = addre BYTE [3] = addre	SINGLE_READ 255 >> 16; 255 >> 8; 255; 0 451.4522 ms	2	ST_RCV_CTRL	_1 address =	0x1084 */
22 SPI	BYTE [0] = CMD_S BYTE [1] = addre BYTE [2] = addre BYTE [3] = addre BYTE [3] = addre	SINGLE_READ 255 >> 16; 255 >> 8; 255; (661.4522 ms (6.0)	/* WIFI_HO	ST_RCV_CTRL	1 address =	0x1084 */
SPI 2Clock Chann	BYTE [0] = CMD_S BYTE [1] = addre BYTE [2] = addre BYTE [3] = addre BYTE [3] = addre	SINGLE_READ 255 >> 16; 255 >> 8; 255; (661.4522 ms (CA.0)	/* WIFI_HO	ST_RCV_CTRL	_1 address =	0x1084 */
SPI :Clock Chann :MOSI Channe	BYTE [0] = CMD_S BYTE [1] = addre BYTE [2] = addre BYTE [3] = addre BYTE [3] = addre	SINGLE_READ 255 >> 16; 255 >> 8; 255; (661.4522 ms (6.0)	/* WIFI_HO	ST_RCV_CTRL	1 address =	0x1084 */
	BYTE [0] = CMD_S BYTE [1] = addre BYTE [2] = addre BYTE [3] = addre BYTE [3] = addre	SINGLE_READ 255 >> 16; 255 >> 8; 255; (661.4522 ms (CA.0)	/* WIFI_HO	ST_RCV_CTRL	1 address =	0x1084 */

27. The WINC acknowledges the command by sending three bytes [CA] [0] [F3].

	• 🔀					6	s 2 2 X	₩ ₩%%	•
	•	2 us/Div (421.4K Screens)	@ 407.705 us					1123	
	■ . SPI		····· • • • • • • • • • • • • • • • • •		CA)			0:0	§
									5 00
	:Clock Channe								
	:MOSI Channe								5 01
	:MISO Channe				M				5 00
	:SS Channel								§ 01
	≡ IRQ								5 01
28.	The WIN	C chip sends	the value of	the register	⁻ 0x1078 whi	ch equals 0	x037AB0.		
	• 🖸					8	22 %	‰ [₩] /н % '/	•
		2 us/Div (421.4K Screens)	@ 651	.515785 ms			Con Get (14	T123	456
	•	Luuinn luu		. <u>.</u>					
	≡ <mark>.</mark> SPI			0:80	0:7A	0:3	0:0		
	:Clock Channel				0000000				5 00
	:MOSI Channel								5 01
	:MISO Channel								5 01
	:SS Channel								§ 00
	IRQ								5 01
	Command	CMD DMA E	EXT READ:	C8	/* dma exte	nded read	*/		
			MD DMA EXT		,		,		
			ddress >> 1		/* address	$= 0 \times 037 \text{AB8}$	*/		
		BYTE $[2] = a$			/ 4441000	01100/1120	/		
		BYTE $[3] = a$,					
			size >> 16;						
		BYTE [5] = s	size >>;						
			size >>;						
		BYTE [5] = s	size >>;						
	ی ک	BYTE [5] = s BYTE [6] = s	size >>; size;			4	b 22.2	Ka 1%a 1%a 1%a 1%a 1%a 1%a 1%a 1%a 1%a 1%	۲.
		BYTE [5] = s	size >>; size;	51,78809 ms			5 2 2 3		
		BYTE [5] = s BYTE [6] = s	size >>; size;	51,78809 ms		(3456
	1 = _ SPI	BYTE [5] = s BYTE [6] = s	size >>; size;	51,78809 ms		(3:0)	7A:0	B8:0	3456
	1 E _ SPI :Clock Channe	BYTE [5] = s BYTE [6] = s	size >>; size;	51.78809 ms			(7A:0)	(BS:0)	3 4 5 6
	1 = . SPI :Clock Channe :MOSI Channe	BYTE [5] = s BYTE [6] = s	size >>; size;	51.78009 ms		(3:0)	7A:0	B8:0	3 4 5 6 5 5 00 5 01
	1 E _ SPI :Clock Channe	BYTE [5] = s BYTE [6] = s	size >>; size;	51,78009 ms		(3:0)	(7A:0)	(BS:0)	3 4 5 6 6 5 5 00 5 01 5 00 5 01 5
	1 = . SPI :Clock Channe :MOSI Channe	BYTE [5] = s BYTE [6] = s	size >>; size;	51,78300 ms		(3:0)	(7A:0)	(BS:0)	3 4 5 00 5 01 5 01 5 01 5 01
	1 = . SPI :Clock Channe :MOSI Channe :MISO Channe	BYTE [5] = s BYTE [6] = s	size >>; size;	51.76809 ms		(3:0)	(7A:0)	(BS:0)	3 4 5 6 6 5 5 00 5 01 5 00 5 01 5
	S SPI Clock Channe MOSI Channe MISO Channe SS Channel	BYTE [5] = s BYTE [6] = s	size >>; size;	51.76809 ms					3 4 5 0 5 01 5 01 5 00 5 01 5 01 5 01 5 01 5 01 5 01 5 01 5 01 5 01
	SPI SPI Clock Channe MOSI Channe MISO Channe SS Channel	BYTE [5] = s BYTE [6] = s	size >>; size;						3450 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
	S SPI Clock Channe MOSI Channe MISO Channe SS Channel	BYTE [5] = s BYTE [6] = s	size >>; size;	51.78809 ms					3450 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
	SPI Clock Channel MOSI Channel MISO Channel IRQ IRQ	BYTE [5] = s BYTE [6] = s	size >>; size;	1.559775 ms					3450 5 00 5 01 5 01 5 01 5 01 5 01 5 01
	SPI Clock Channel MOSI Channel MSO Channel IRQ IRQ IRQ SPI SPI	BYTE [5] = s BYTE [6] = s 2 usDv (421.4K Screens)	size >>; size;	4.50)775 ms					5 00 5 00 5 01 5 01 5 01 5 01 5 01 5 01 6 0 6 01 6
	Image: spin state Image	BYTE [5] = s BYTE [6] = s 2 usDiv (421.4K Screens)	<pre>size >>; size; </pre>	1.569775 ms 4.509775 ms					5 00 5 00 5 01 5 01 5 01 5 01 5 01 5 01 6 01 5 01 6 0 6 00 6
	Image: spin state of the spin s	BYTE [5] = s BYTE [6] = s	size >>; size;	4.50)775 ms					3 4 5 0 S 0 5 0 S 0 1 5 S 0 1 5 0 S 0 1 5 0 S 0 1 5 0 S 0 1 5 0 S 0 5 0 1 S 0 5 0 1 S 0 5 0 1
	Image: spin state Image	BYTE [5] = s BYTE [6] = s	size >>; size;	1.569775 ms 4.509775 ms					3 4 5 6 5 00 5 01 5 01 5 01 5 01 5 01 5 01 5 01 5 01 5 01 5 00 5 01 5 00 5 01 5 00 5 01 5 00 5 01
	Image: spin state of the spin s	BYTE [5] = s BYTE [6] = s	size >>; size;	1.569775 ms 4.509775 ms					3 4 5 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0
	SPI SPI Clock Channel MOSI Channel SS Channel IRQ SS Channel SS	BYTE [5] = s BYTE [6] = s	size >>; size;	1.569775 ms 4.509775 ms					3 4 5 6 5 00 5 01 5 01 5 01 5 01 5 01 5 01 5 01 5 01 5 01 5 00 5 01 5 00 5 01 5 00 5 01 5 00 5 01
	SPI SPI Clock Channel MRQ SC IRQ SC SPI SC MRQ SC <	BYTE [5] = s BYTE [6] = s	<pre>size >>; size;</pre>	4.55775 ms					3 4 5 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0
29.	SPI SPI Clock Channel MRQ SC IRQ SC SPI SC MRQ SC <	BYTE [5] = s BYTE [6] = s	<pre>size >>; size;</pre>	4.55775 ms					3 4 5 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0
29.	SPI Clock Channel MOSI Channel MISO Channel IRQ SPI SCock Channel SS Channel SS Channel IRQ SS SChannel IRQ SS SChannel MISO Channel SS SChannel IRQ	BYTE [5] = s BYTE [6] = s	<pre>size >>; size;</pre>	4.55775 ms		ytes [C8] [0	D] [F3].		3 4 5 0 5 0 0 1 5 0 0 1 5 0 0 1 5 0 0 1 6 0 1 0 5 0 0 1 5 0 0 1 5 0 0 1 5 0 0 1 5 0 0 1 5 0 0 1 5 0 0 1
29.	SPI SPI CClock Channel MSO Channel IRQ SC Chan IRQ	BYTE [5] = s BYTE [6] = s	<pre>size >>; size; </pre>	Asserts ms			D] [F3].		3 4 5 6
29.	SPI Clock Channel MOSI Channel MISO Channel IRQ SPI SCock Channel IRQ IRQ SS Channel IRQ IRQ IRQ	BYTE [5] = s BYTE [6] = s	<pre>size >>; size; </pre>	4.55775 ms		ytes [C8] [0	D] [F3].		3 4 5 6
29.	Image: spin spin spin spin spin spin spin spin	BYTE [5] = s BYTE [6] = s	<pre>size >>; size; </pre>	Asserts ms		ytes [C8] [0	D] [F3].		5 00 5 01 5 01
29.	Image: spin spin spin spin spin spin spin spin	BYTE [5] = s BYTE [6] = s 2us/0v (421.4K Screens) 2us/0v (421.4K Screens) 2us/0v (421.4K Screens) 4 2us/0v (421.4K Screens) 4 2us/0v (421.4K Screens) 4 2us/0v (421.4K Screens)	<pre>size >>; size; </pre>	1.600775 ms 4.600775 ms 4.00		ytes [C8] [0	D] [F3].		
29.	Image: spin state	BYTE [5] = s BYTE [6] = s 2us/0v (4214K Screens) 2us/0v (4214K Screens) 2us/0v (4214K Screens) 2us/0v (4214K Screens) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	<pre>size >>; size; </pre>	1.50775 ms 4.00		ytes [C8] [0	D] [F3].		
29.	Image: spin spin spin spin spin spin spin spin	BYTE [5] = s BYTE [6] = s	<pre>size >>; size; </pre>	1.50775 ms 4.50775 ms 4.5077		ytes [C8] [0	D] [F3].		
29.	Image: spin spin spin spin spin spin spin spin	BYTE [5] = s BYTE [6] = s	<pre>size >>; size; </pre>	1.600775 ms 4.600775 ms 4.00		ytes [C8] [0	D] [F3].		3 4 5 6 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1
29.	Image: spin spin spin spin spin spin spin spin	BYTE [5] = s BYTE [6] = s	<pre>size >>; size; </pre>	1.50775 ms 4.50775 ms 4.5077		ytes [C8] [0	D] [F3].		
29.	Image: spin spin spin spin spin spin spin spin	BYTE [5] = s BYTE [6] = s	<pre>size >>; size; </pre>	1.50775 ms 4.50775 ms 4.5077		ytes [C8] [0	D] [F3].		3 4 5 6 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1 5 0 1

30. The WINC sends the data block (four bytes).

•	2					a	2 2 16 16	№ % % 🗧 🗌
1		2 us/Div (421.4K Screens)	@ 651.852	79 ms				T 1 2 3 4 5 6 @
= [.				0:C	0:0	0:0	0:0	<u> </u>
	:Clock Channel							5 00
	:MOSI Channel							01
	:MISO Channel							§ 00
	:SS Channel							
	IRQ							5 01

31. After the HIF layer received the response, it interrupts the chip to send the notification that the host RX is done.

<pre>static sint8 hif_set_rx_{ { uint32 reg; sint8 ret = M2M_SUCC ret = nm_read_reg_wi /* Set RX Done */ reg = (1<<1); ret = nm_write_reg(W }</pre>	ESS; th_ret(WIFI_HOST_		æreg);		
Command CMD SINGLE RE			word (4 byt		* /
BYTE [Ū] = CMŪ_S BYTE [1] = addre BYTE [2] = addre BYTE [3] = addre	ss >> ⁻ 16; ss >> 8;	/* WIFI_HC	DST_RCV_CTRL	_0 address =	0x1070 */
• 14			E	22 Za 1/4 %	%н %, %
2 us/Div (421.4K Screens)	@ 651.16634 ms				1123456
	CA:0		10:0	70:0	<u> </u>
:Clock Channel					S 00
:MOSI Channel					5 01
:MISO Channel					5 00
:SS Channel					§
					§ 00
- mv					5 00

32. The WINC acknowledges the command by sending three bytes [CA] [0] [F3].

	24			-		 22 %	‰ и∕и и′. ч∕.	C 🗌
1		2 us/Div (421.4K Screens) @ 44	7.705 us		I	 	12345	
				0:CA			0:0	<u> </u>
	:Clock Channel			ມມາແມກ				5 00
	:MOSI Channel							5 01
	:MISO Channel							5 00
	:SS Channel			1				5 01
	IRQ							5 01

33. The WINC chip sends the value of the register 0x1070 which equals 0x30.

😻 🔽				1	22 14 16	₩ % % · · · ·
1	2 us/Div (421.4K Screens) @ 661	1.436825 ms				T123456 @
E . SPI		0:30	0:0	0:0	0:0	§
:Clock 0	annel					5 00
:MOSI C	annel					5 01
:MISO C	annel					§ 00
:SS Cha	net					§ 00
≡ IRQ						5 01

Command	CM	ID SI	ENG	GLE WRITE	:0>	C9
	BYTE	[0]	=	CMD SING	SLE	WRITE
	BYTE	[1]	=	address	>>	16;
	BYTE	[2]	=	address	>>	8;
	BYTE	[3]	=	address;		
	BYTE	[4]	=	u32data	>>	24;
	BYTE	[5]	=	u32data	>>	16;
	BYTE	[6]	=	u32data	>>	8;
	BYTE	[7]	=	u32data;		

/* single word write */

/* WIFI_HOST_RCV_CTRL_0 address = 0x1070 */

```
/* Data = 0x32*/
```

					1	¥ 22 X	‰ [₩] /н % '/, <	
1		2 us/Div (421.4K Screens) @ 651.33	23225 ms				T 1 2 3 4 5 6	e e
= [.	SPI			C9:0	0:0	10:0	70:0	-5
	:Clock Channel							5 00
	:MOSI Channel							5 01
	:MISO Channel							5 00
	:SS Channel							5 01
	IRQ							5 00

•	2					2 😹	2 % %	ка ни ж ч,	•
1		2 us/Div (421.4K Screens)	@ 651.975805					1123	456
	SPI	0:0	0:0	0:0	32:0				[]
	:Clock Channel								§ 00
	:MOSI Channel								S 01
	:MISO Channel								§ 00
	:SS Channel					ſ			5 00
=	IRQ								01

34. The chip acknowledges the command by sending two bytes [C9] [0].

	5		1	22 %	^{3%} [№] н [№] [№] [№]
1		2 us/Div (421.4K Screens) 244.57 us	 		T 1 2 3 4 5 6
≡ .	SPI	0:09		0:0	<u> </u>
	:Clock Channel				<u></u> 00
	:MOSI Channel				S 0'
	:MISO Channel				. 5 00
	:SS Channel				Š oʻ
	IRQ				o،

35. The HIF layer allows the chip to enter Sleep mode again.

```
sint8 hif_chip_sleep(void)
{
    sint8 ret = M2M_SUCCESS;
    uint32 reg = 0;
    ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
    /* Clear bit 1 */
    ret = nm_read_reg_with_ret(0x1, &reg);
    if(reg&0x2)
    {
        reg &=~(1 << 1);
        ret = nm_write_reg(0x1, reg);
    }
}</pre>
```


Command	CM	ID SI	INC	GLE WRITE:0XC9
	BYTE	[0]	=	CMD SINGLE WRITE
	BYTE	[1]	=	address >> 16;
	BYTE	[2]	=	address >> 8;
	BYTE	[3]	=	address;
	BYTE	[4]	=	u32data >> 24;
	BYTE	[5]	=	u32data >> 16;
	BYTE	[6]	=	u32data >> 8;
	BYTE	[7]	=	u32data;


/* single word write */
/* WAKE_REG address = 0x1074 */

```
/* SLEEP_VALUE Data = 0x4321 * /
```

• 🖂						🛎 🖄 🖄 🔏	‰ №н % %	•
	2 us/Div (421.4K Screens)	@ 790.385 us					T 1 2 3 4	56
. SPI				9:0	0:0	10:0	74:0	§
:Clock Channe	я							5
:MOSI Channel	1			11				5
:MISO Channel								5
:SS Channel								5
IRQ								5
• 🖂						🛎 ½ ½ ¼	‰ № % %	
	2 us/Div (421.4K Screens)	@ 809.505 us			1	1	T 1 2 3 4 5	6
-	0:0	0:0	43:0	21:0				-5
- SPI		mmu	umm					5
Clock Channe	et							
								5
:Clock Channe	м		<u> </u>					ہ کا ہ کا
:MOSI Channe	м							

36. The WINC acknowledges the command by sending two bytes [C9] [0].





	2				6	2 2	‰ ‰	₩ % %	•	
1		2 us/Div (421.4K Screens)	19.705 us	 	 			T 1 2 3	456	e
= .	SPI		0:04	 	 	0:0			§	
	:Clock Channel								§	00
	:MOSI Channel								5	01
	:MISO Channel	ſ							٤ (01
	:SS Channel								5	00
	IRQ						-		5	01

38. Then WINC chip sends the value of the register 0x01 which equals 0x03.

SPI		0:3	1	-0:0]	0:0	0:0		5
Clock Channe			1	millin	0000111			5
:MOSI Channe								5
:MISO Channe			1					5
:SS Channel								5
IRQ			_					5
		1						
	BYTE $[2] = a$	32data >> 2 32data >> 3 32data >> 4	16;		ockless ree Data = 0x01	gister */	*/	
2	2 us/Div (421.4K Screens)	@ 935.47 us			-	8 2 2	‰‰ %,%%	23456
SPI			1:0	(0:0)-	····		· · · · · · · · · · · · · · · · · · ·	
Clock Channe								
:MOSI Channe	N							
:MISO Channe	N							
:SS Channel								(

39.	The WINC	C chip acknowledges the command by sending two bytes [C3] [0].
	ی 🔹	Se 22 % % % % % * 🔍 🗎
	1	2 us/Div (4214K Screens) @ 104.765 us
	≣ . SPI	0:0-5
	:Clock Channel	00 []
	:MOSI Channel	
	:MISO Channel	
	:SS Channel	[]]] [] [] [] [] [] [] [] []
	∎ IRQ	01

40. Scan Wi-Fi request is sent to the WINC chip and the response is successfully sent to the host.

15. Appendix A. How to Generate Certificates

15.1 Introduction

This chapter explains the required procedures to create and sign custom certificates using OpenSSL. To use this guide you must install OpenSSL on your machine.

OpenSSL is an open-source implementation of the SSL and TLS protocols. The core library, written in the C programming language, implements basic cryptographic functions and provides various utility functions.

OpenSSL can be downloaded from the following URL: https://www.openssl.org/related/binaries.html.

15.2 Steps

After installing OpenSSL, open a CMD prompt and navigate to the directory where OpenSSL was installed (For example: C:\OpenSSL-Win64\bin).

1. Generate a key for the CA (certification authority). To generate a 4096-bit long RSA (creates a new file CA_KEY.key to store the random key), using the following command (CMD):

```
openssl genrsa -out CA_KEY.key 4096
```

2. Create your self-signed root CA certificate CA_CERT.crt; you need to provide some data for your Root certificate, using the following command (CMD):

openssl req -new -x509 -days 1826 -key CA_KEY.key -out CA_CERT.crt

3. Create the custom certificate, which is signed by the CA root certificate created earlier. First, generate the Custom.key, using the following command (CMD):

openssl genrsa -out Custom.key 4096

4. To generate a certificate request file (CSR) using this generated key, use the following command (CMD):

openssl req -new -key Custom.key -out CertReq.csr

5. Process the request for the certificate and get it signed by the root CA, using the following command (CMD):

```
openssl x509 -req -days 730 -in CertReq.csr -CA CA_CERT.crt -CAkey CA_KEY.key - set_serial 01 -out CustomCert.crt
```

15.3 Limitations

The following are the limitations of BigInt_ModExp() API.

- 1. DHE greater than 2048-bit is not supported.
- 2. RSA signature verification greater than 2048-bit is done in software; 4096-bit takes 4 seconds per verification, assuming a typical public key of 2^16+1.
- 3. RSA signature generation greater than 2048-bit is not supported.

16. Appendix B. X.509 Certificate Format and Conversion

16.1 Introduction

The most known encodings for the X.509 digital certificates are PEM and DER formats.


The PEM format is base64 encoding of the DER enclosed with messages "-----BEGIN CERTIFICATE-----" and "-----END CERTIFICATE-----".

16.2 Conversion Between Different Formats

The current implementation of the WINC root_certificate_downloader supports only DER format. If the certificate is not in DER format, it must be converted first. The conversion between different formats are done in several methods:

16.2.1 Using Windows

From Windows[®]7, double click on the .crt certificate file and then go to the Details Tab and press "Copy to File". Follow the Certificate Export Wizard until the **Finish** button.



16.2.2 Using OpenSSL

The OpenSSL is used for certificate conversion by the following command.

openssl x509 -outform der -in certificate.pem -out certificate.der

16.2.3 Online Conversion

There are useful online tools which provide conversion between the certificate formats, which can be found through searching online using keywords such as "OpenSSL".

17. References

The following documents can be used for further study:

- ATWINC15x0 Wi-Fi Network Controller Software Programming Guide
- ATWINC15x0-MR210xB Data Sheet

The following web page can be referred for further study on API:

• Atmel Software Framework for ATWINC1500 (Wi-Fi)

18. Document Revision History

Rev B - 10/2018

Section	Changes		
6.2.3.12 setsockopt	Added SOL_SSL_SOCKET information with example.		
10. Over-The-Air Upgrade	Removed "no HTTPS supported" from the chapter.		
8.5 AP Mode Code Example	Added Power Save note.		
Document	Removed the content related to Wi-Fi Direct mode and Wi-Fi Sniffer mode.		
4.2 WINC Modes of Operation	Updated WINC modes of operation.		
8.1 Overview and 8.2 Setting the WINC AP Mode	Updated the Wi-Fi AP mode chapter corresponding to WINC1500 v19.6.1 firmware.		
5. Wi-Fi Station Mode	Added support for Encrypted Credential Storage, Simple Roaming, Multiple Gain Table, and Host File Download for Wi-Fi Station mode.		

Rev A - 05/2017

Section	Changes
Document	 Updated from Atmel to Microchip template. Assigned a new Microchip document number. Previous version is Atmel 42420 revision B. ISBN number added.

The Microchip Web Site

Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at http://www.microchip.com/. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-3632-4

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4450-2828
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
http://www.microchip.com/	China - Chongqing	Japan - Osaka	Finland - Espoo
support	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
Web Address:	China - Dongguan	Japan - Tokyo	France - Paris
www.microchip.com	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Atlanta	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Duluth, GA	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Tel: 678-957-9614	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
⁻ ax: 678-957-1455	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Austin, TX	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Tel: 512-257-3370	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Boston	China - Nanjing	Malaysia - Penang	Tel: 49-7131-67-3636
Westborough, MA	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Tel: 774-760-0087	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Fax: 774-760-0088	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Chicago	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Itasca, IL	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Tel: 630-285-0071	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Fax: 630-285-0075	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Dallas	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Addison, TX	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Tel: 972-818-7423	China - Suzhou	Taiwan - Taipei	Italy - Milan
Fax: 972-818-2924	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Detroit	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Novi, MI	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Tel: 248-848-4000	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Houston, TX	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Tel: 281-894-5983	China - Xiamen		Tel: 31-416-690399
ndianapolis	Tel: 86-592-2388138		Fax: 31-416-690340
Noblesville, IN	China - Zhuhai		Norway - Trondheim
Tel: 317-773-8323	Tel: 86-756-3210040		Tel: 47-72884388
Fax: 317-773-5453			Poland - Warsaw
Tel: 317-536-2380			Tel: 48-22-3325737
Los Angeles			Romania - Bucharest
Vission Viejo, CA			Tel: 40-21-407-87-50
Tel: 949-462-9523			Spain - Madrid
Fax: 949-462-9608			Tel: 34-91-708-08-90
Tel: 951-273-7800			Fax: 34-91-708-08-91
Raleigh, NC			Sweden - Gothenberg
Tel: 919-844-7510			Tel: 46-31-704-60-40
New York, NY			Sweden - Stockholm
Tel: 631-435-6000			Tel: 46-8-5090-4654
San Jose, CA			UK - Wokingham
Tel: 408-735-9110			Tel: 44-118-921-5800
Fel: 408-436-4270			Fax: 44-118-921-5820
Canada - Toronto			

Tel: 905-695-1980 Fax: 905-695-2078