



MPLAB Harmony Configurator User's Guide

MPLAB Harmony Integrated Software Framework

MPLAB Harmony Configurator User's Guide

This section provides user information on using the MHC.


Installing MHC

This topic provides information on installing the MHC plug-in.


Description

Installing the MHC Plug-in

1. Start MPLAB X IDE and select *Tools > Plugins*.
2. Select the **Downloaded** tab and click **Add Plugins...**
3. In the Add Plugins dialog, navigate to the MHC `com-microchip-mplab-modules-mhc.nbm` plug-in file, which is located in `<install-dir>/utilities/mhc`, and then click **Open**.



4. Ensure that the Install check box for the plug-in is selected and click **Install**.



5. Follow the prompts from the installation and continue until the installation completes. (Do not be concerned if the version you are installing is *signed* but not *trusted*, simply click **Continue**). Once the installation has finished you can close the **Plugins** dialog.
6. To verify the installation, select *Tools > Plugins* and select the **Installed** tab. The MHC plug-in you installed should be included in the list.

MPLAB Harmony Configurator Interface

This section describes the MHC interface.


Description

This section provides a basic overview of the MHC user interface. For detailed information on using MHC to create a MPLAB Harmony application, refer to [Using MHC to Create a New Application](#). Most of the figures shown in this section are from screen captures of MPLAB with the Aria Quickstart project loaded. You can find this project in the MPLAB Harmony application folder

.\apps\gfx\aria_quickstart\firmware\aria_quickstart.X. Load this project and follow along.

Quick Review of MPLAB Windows

Let's first review the windows that are visible after loading the Aria Quickstart project and setting the project as the "Main Project". The Main Project is set by right-clicking on the project name `aria_quickstart` and setting it as the main project. If the window configuration shown in the following figure is different than the one shown in MPLAB X IDE, select the `Window:Reset Windows` task from the `Windows MPLAB` menu. Before launching the MPLAB Harmony Configurator you should see:




To launch the MPLAB Harmony Configurator, assuming you have already installed this plug-in, select `Tools > Embedded > MPLAB Harmony Configurator`.



Initial MHC Display

After launching the MHC, you should be prompted to load the MHC configuration (`.mhc`) file attached to the active project configuration:



The upper left window, which had Project / Files before, will update with a new third tab, Services. The upper right window appears and shows the MPLAB Harmony Configurator Help. The bottom window, which had only Output before, now has a new tab showing the Device Pin Table.


A new tab, MPLAB Harmony Configurator, has been added to the main window. There are four sub-tabs in this new window:

- Options – Selects various application options within MPLAB Harmony.
- Clock Diagram – Shows the current configuration of the device's clocks.
- Pin Diagram – Provides a graphical overview of how the project configures the device's pins.
- Pin Settings – Provides a tabular summary of how the device's pins are configured.

For more details on configuring pins, see *Volume III: MPLAB Harmony Configurator User's Guide* > [MPLAB Harmony Graphical Pin Manager](#).

MHC Toolbar

Just below the “MPLAB Harmony Configurator” tab is a new toolbar:




The tool icons are as follows:


Open Configuration – Brings up a window to select and read a .mhc configuration file.

Save Configuration – Brings up a window to save the current MHC configuration as a .mhc file or to save the current Board Support Package (BSP) configuration as a new custom .mhc file.


Import – This allows you to import configuration options or a project backup. The second option, MPLAB Harmony Graphics Composer, is only available when the Graphics Composer screen is active:




Export – Supports exporting various parts of the design. The third option, MPLAB Harmony Graphics Composer, is only available when the Graphics Composer screen is active:




Generate Code – This initiates generating/regenerating the project's code based on the options that have been chosen. To start this process, press the Generate Code icon:



You will probably next be prompted to save the modified configuration into the project's .mhc file:



Finally, the Generate Project dialog will appear, allowing you to select the code merging strategy, create a backup of the project, and use the recommended compiler options for any new files created:



The available code merging strategies are:


- *Prompt Merge for all Differences* – The user will be prompted with a merge window for all generated files. This includes files that have no user modifications.
- *Prompt Merge for All User Changes* – The user will always be prompted with a merge window for all generated files that contain user modifications. You should always select this merge strategy after modifying anything under the Options tab, MPLAB harmony & Application Configuration.
- *Prompt Merge For New User Changes* – The user will be prompted with a merge window for all generated files that contain user modifications. The user will not be prompted to merge changes again for a given file unless the user makes further changes to that file.
- *Automatically Overwrite User Changes* – All generated file content will be replaced by the contents of this generate operation. Any user changes will be overwritten.

Create a backup of the current project state – Provides the ability to revert all generated files to their original state, before code generation.

Enable recommended compiler optimizations (if not set) – A compiler optimization level of at least 'O1' is highly recommended for MPLAB Harmony projects. This option will set the compiler optimization level to 'O1' if no optimization level is currently set.

Copy framework files to local configuration directory – Provides the ability to generate standalone project. All necessary files will be added into MPLAB X IDE project, so it can be built and run without MPLAB Harmony framework.

Launch Utility Pull-Down Menu – Supports launching these applications:



For more information on these options:

- ADC Configuration: *Volume III: MPLAB Harmony Configurator (MHC) > MPLAB Harmony ADC Manager User's Guide*
- Clock Configuration: *Volume III: MPLAB Harmony Configurator (MHC) > MPLAB Harmony Configurator User's Guide > [Configuring the Oscillator Module Using the MHC Clock Configurator](#)*
- Display Manager: *Volume III: MPLAB Harmony Configurator (MHC) > MPLAB Harmony Display Manager User's Guide*
- Graphics Composer: *Volume III: MPLAB Harmony Configurator (MHC) > MPLAB Harmony Graphics Composer User's Guide*
- Pin Configuration: *Volume III: MPLAB Harmony Configurator (MHC) > MPLAB Harmony Configurator User's Guide > [MPLAB Harmony Graphical Pin Manager](#)*

Option Tree View – Selecting this icon toggles the option tree between “Global” and “Active” views.

Using MHC to Create a New Application

Provides information on creating a new MHC project.

Introduction

This section provides an introduction to creating your own MPLAB Harmony applications using the MPLAB Harmony Configurator (MHC).

Description

MPLAB Harmony provides a MPLAB Harmony Configurator (MHC) MPLAB X IDE plug-in that can be installed in MPLAB X IDE to help you create your own MPLAB Harmony applications.

To create a new MPLAB Harmony application with MHC, follow these three steps:

- [Step 1: Create the New Harmony Project](#)
- [Step 2: Add and Configure Required Libraries/Modules](#)
- [Step 3: MPLAB Harmony Application Structure and Developing the Application](#)

**Note:**

If you are a Microchip Libraries for Applications (MLA) user, and will be porting your application from the MLA TCP/IP, File System, USB Device, Graphics, or peripheral libraries to the MPLAB Harmony equivalents, refer to [Porting to MPLAB Harmony](#) for more information.

Prerequisites

This topic describes the prerequisites for creating your own MPLAB Harmony applications using MHC.

Description

This tutorial assumes that you have already completed these steps before you start:

1. Installed the MPLAB X IDE (<http://www.microchip.com/mplabx>).
2. Installed MPLAB Harmony (<http://www.microchip.com/harmony>).
3. Installed the MPLAB XC32 C/C++ Compiler (<http://www.microchip.com/xc32>).
4. Set up a working PIC32 development platform (<http://www.microchip.com/32bit>).

You can download the MPLAB X IDE, MPLAB Harmony and the MPLAB XC32 C/C++ Compiler from the links provided. If you do not already have a PIC32 development platform, you can learn more about the PIC32 family and determine which hardware platform best meets your development needs by visiting the 32-bit website listed previously.

This tutorial also assumes that you have some familiarity with the MPLAB X IDE, embedded C-language programming and PIC32 microcontrollers. If you are unsure how to complete some of the steps in this tutorial, please refer to the documentation for the item on which you have questions. You may also seek assistance from your peers on the Microchip discussion forums (<http://www.microchip.com/forums>) or from the Microchip support staff (www.microchip.com/support).

Once you have everything installed, connected, and up and running you are ready to begin creating your own MPLAB Harmony applications.


Step 1: Create the New Project

To create a new MPLAB Harmony project, you first need to create a new MPLAB X IDE project and the basic set of source code files and functions that are necessary for a properly formed MPLAB Harmony application.

Description


To create a new MHC project:

1. Select *File > New Project* or click the New Project icon in MPLAB X IDE.
2. In Categories, select **Microchip Embedded** and in Projects select **MPLAB Harmony Project** from the list of available project templates, and then click **Next** to launch the Microchip Harmony Configurator Project Wizard.




3. Specify the following in the New Project dialog:

- Harmony Path (path to the folder containing Harmony framework: <install-dir>)
- Project Location (the default project path is the apps folder within the selected MPLAB Harmony path)
- Project Name
- Configuration Name (optional)
- Target Device (when a valid harmony path is selected, the device selection menu will be filled)



4. A MPLAB Harmony project will be created and the MPLAB Harmony Configurator will open. Refer to MPLAB Harmony Configurator for additional information.



Step 2: Add and Configure the Required Libraries and Modules

This topic describes how to configure the MPLAB Harmony library modules.

Description

1. In the Main window, expand the Device Configuration tree and select the desired device configuration settings.
2. Expand the MPLAB Harmony Project Configuration tree and select and configure the desired libraries.
3. If use of a Board Support Package is desired, expand the BSP Configuration tree and select the desired BSP.
4. When complete, generate and save the configuration.
5. Develop your application logic using the selected libraries.

At this point, you should be able to build, debug, and step through the application. Effectively, you have a running MPLAB Harmony system; however, it is not yet ready to do anything. Next, you will develop your application state machine logic and make sure the system does what you want it to do.

Step 3: MPLAB Harmony Application Structure and Developing the Application

This topic describes the steps necessary to maintain the state machines.

Description

main.c

The `main.c` file contains calls to the `SYS_Initialize` function, which initializes MPLAB Harmony modules, as well as applications. It also contains the main task execution, which calls tasks for all selected MPLAB Harmony modules, as well as the application task function, `APP_Tasks`.

app.c

The `app.c` file contains the `APP_Initialize` function that is used to place an application into its initial state. It will be called from the `SYS_Initialize`

function. The APP_Task function, which is also contained in the `app.c` file, implements the application state machine logic. Add application code to this task as desired.

Refer to the example applications located in the `<install-dir>/apps/` folder within your MPLAB Harmony installation for example applications for various MPLAB Harmony modules. Related documentation is available in the *Applications Help > Examples* section.

Porting a Legacy PLIB to MPLAB Harmony

Provides an example on how to port a legacy (i.e., prior to MPLAB Harmony) USART Peripheral Library (PLIB) demonstration application to a MPLAB Harmony application using the MPLAB Harmony Configurator (MHC).

Description

A detailed procedure for porting the legacy UART PLIB Interrupt demonstration application (`<compiler-install-dir>/examples/plib_examples/uart/uart_interrupt`) to MPLAB Harmony is provided in the Framework Help > Peripheral Library Help > Peripheral Library Porting Example .

In this example, the following assumptions are made:

- The PIC32MX795F512L device will be used; however, the process described in this section is applicable for other PIC32 devices with appropriate changes
- The Explorer 16 Development Board is the hardware used in this example
- For the v1.33 MPLAB XC32 C/C++ Compiler, the `examples` folder is not present. To view the legacy USART PLIB example, refer to v1.31 or earlier of the MPLAB XC32 C/C++ compiler.

Configuring the Oscillator Module Using the MHC Clock Configurator


Provides information configuring the Oscillator module using the MHC Clock configurator

Description


The MHC Clock Configurator is a component of the MPLAB Harmony Configurator (MHC) MPLAB X IDE plug-in. Its function is to provide a graphical user interface to configure the Oscillator module.

While simulating the normal operation of the Oscillator module, the MHC Clock Configurator contains interactive controls, dynamic output, and visual warnings to help guide the user in establishing the desired system clock configuration.


The MHC Clock Configurator is launched automatically when the MHC is launched. It is in the form of a tab panel in MPLAB X IDE. Clicking the MPLAB Harmony Clock Configuration tab will open the MHC Clock configurator.



The clock configurator screen can also be accessed using the main window toolbar application launch feature. Simply click the application launch icon and select **Clock Configuration**.



Another way to access the MHC Clock Configurator is via the Clock System Service section in MHC Harmony & Application Configuration tree view. Pressing the Execute button at the Launch Clock Configurator topic will either bring the tab panel into focus or launch the MHC Clock Configurator, if the tab panel was closed.



Note:

The MHC Clock Configurator is one option to configure the Oscillator Module. Another option is to configure directly via the MPLAB Harmony & Application Configuration tree structure. The majority of the settings captured in the MHC Clock Configurator exist under the Clock Configurator Settings node in the Clock System Service, while the remainder are in the Device Configuration section.


Clock Configuration for PIC32MZ Family Devices

Provides configuration information for PIC32MZ family devices.


Description

The MHC Clock Configurator's support of configuring the Oscillator Module of a PIC32MZ family device is divided into the following sub-sections:


- [Configuring System Clock Frequency](#)
- [Configuring the Peripheral Bus Clocks](#)
- [Configuring the Reference Clocks](#)
- [Using the SPLL Divider Auto-Calculate Feature](#)




The Primary Oscillator (POSC) and Secondary Oscillator (SOSC) are customizable external clock sources. For the POSC, the device configuration bit, POSCMOD, needs to be set to EC or HS. If FOSC is set to SOSC, the device configuration bit, FSOSCEN, should be set to ON. SOSCEN is set post-initialization. There is an option to override FSOSCEN with SOSCEN.




The output system clock frequency (SYSCLK) is displayed on the left side. This value (in Hz) corresponds to System Clock Frequency under Calculated Clock Frequencies in the Clock System Service section in MHC Harmony & Application Configuration tree view.



Certain frequency values may be displayed in red when the input value does not meet specification and may cripple performance of the device. An example is shown in the following figure, when the HS Oscillator Mode is selected for POSCMOD and the POSC input frequency set is outside of the 4 MHz - 32 MHz range. A dynamic help tip will also appear if the user hovers over the POSCMOD control or any of the red text.



Another example is the SPLL, where FPLL (60 MHz – 120 MHz), FVCO (80 MHz – 240 MHz), and FIN (range specified by PLLRANGE) will appear as red text, including an explanation tool tip, if they fall outside of their respective required ranges.




Configuring the Peripheral Bus Clocks

Provides information on configuring the peripheral bus clocks for PIC32MZ family devices.

Description

Each of the eight Peripheral Bus Clocks on the PIC32MZ family devices can be configured by using the tabs on the left.



The output frequency is in **bold**. The “To Peripherals” window provides a reminder of which peripherals each clock is driving.

This value (in Hz) corresponds to Peripheral Bus Clock Frequency under Calculated Clock Frequencies in the Clock System Service section in MHC Harmony & Application Configuration tree view.




Note: It is important to know the acceptable clock range for the peripherals. The Clock Configurator will NOT provide a warning if the output peripheral clock frequency falls outside of the specified range of the peripheral.

Configuring the Reference Clocks

Provides information on configuring the reference clocks for PIC32MZ family devices.

Description

Each of the four Reference Clocks on the MZ Family of device can be configured by using the tabs on the left.



The clock input source (ROSELx), divider (RODIVx), trim value (ROTRIMx) are independently configurable. The output frequency (REFCLKOx) is in **bold**.

This value (in Hz) corresponds to Reference Clock Frequency under Calculated Clock Frequencies in the Clock System Service section in the MHC Harmony & Application Configuration tree view.


Using the Reference Clock Auto-Calculate Feature

Provides information on the reference clock auto-calculate feature for PIC32MZ family devices.

Description

The MHC Clock Configurator is equipped with the ability to help the user establish the closest possible match to a user-desired target reference clock frequency. The Auto-Calculate feature is designed to determine the divider and trim values in the each of the four reference clocks based on a user requested clock output frequency.

The feature can be accessed via the Auto-Calculate button in the Reference Clock section of the Clock Configurator.



Clicking the **Auto-Calculate** button opens the Auto-Calculate dialog.

Parameter	Value	Unit
Target Reference Frequency	96,000,000	Hz
REFCLK Input Frequency	200,000,000	Hz
Best Achievable Frequency	96,060,037.52	Hz
% Error	0.06254	%

Enter the desired target reference frequency (remember to press the <Enter> key), and the dialog window will display the best achievable frequency that can be provided by the Reference Clock Divider (RODIVx) and Trim (ROTRIMx) combination, as well as the percentage discrepancy from the desired value, if any. The REFCLK Input Frequency is determined based on selection at ROSELx.

If the I2S driver is selected as part of the configuration, the Reference Clock Divider and Trim Auto-Calculator dialog opens automatically reconfigured with the option to use the target I2S input frequency as the target reference frequency.

Parameter	Value	Unit
Target Reference Frequency	200,000,000	Hz
Target I2S Input Frequency	12,288,000	Hz
I2S Baud Rate (Audio Sample Rate)	48,000	Hz
I2S Baud Rate Multiplier (MCLK)	256	
REFCLK Input Frequency	200,000,000	Hz
Best Achievable Frequency	12,289,966.39	Hz
% Error	0.016	%

Clicking the **Apply** button will cause the MHC Clock Configurator to update the Reference Clock divider and trim to establish the closest achievable frequency.


Using the SPLL Divider Auto-Calculate Feature

Provides information on the SPLL auto-calculate feature for PIC32MZ family devices.

Description

The MHC Clock Configurator is equipped with the ability to help the user establish closest possible match to a user-desired target system clock frequency. The Auto-Calculate feature is designed to determine the divider and multiplier values in the SPLL-based on a user requested system clock frequency.

The feature can be accessed via the Auto-Calculate button in the SPLL section of the Clock Configurator.



Clicking the **Auto-Calculate** button opens the Auto-Calculate dialog.

Enter the desired system clock frequency (remember to press the key ENTER), and the dialog window will display the best achievable frequency that can be provided by the SPL divider/multiplier combination, as well as the percentage discrepancy from the desired value, if any. The PLL Input Frequency is determined based on selection at PLLICLK (FRC or POSC).

Clicking the **Apply** button will cause the MHC Clock Configurator to update the SPL dividers and multiplier to establish the closest achievable frequency.



Note:

The Auto-Calculate feature will also update the PLLRANGE setting to satisfy the necessary FIN frequency.

Clock Configuration for PIC32MX Family Devices

Provides configuration information for PIC32MX family devices.

Description

The MHC Clock Configurator's support of configuring the Oscillator Module of a MX Family Device is divided into the follow sub-sections:


- [Configuring the System Clock Frequency](#)
- [Configuring the Peripheral Bus Clock](#)
- [Configuring the Reference Clock](#)
- [Configuring the USB PLL](#)
- [Using the SPL Divider Auto-Calculate Feature](#)

For details regarding the operation of the Oscillator module, refer to the "**Oscillator**" chapter in the specific PIC32MX device data sheet:


- PIC32MX1XX/2XX (DS60001168)
- PIC32MX1XX/2XX/5XX 64/100-pin Family (DS60001290)
- PIC32MX320/340/360/420/440/460 (DS60001143)
- PIC32MX330/350/370/430/450/470 (DS60001185)
- PIC32MX5XX/6XX/7XX (DS60001156)

Each of these documents are available for download from the Microchip website (www.microchip.com).

The following figure shows the configuration screen for PIC32MX1XX/2XX, PIC32MX 330/350/370/430/450/470, and PIC32MX1XX/2XX/5XX 64/100-pin Family devices.



The next figure shows the configuration screen for PIC32MX320/340/360/420/440/460 and PIC32MX5XX/6XX/7XX devices.



Configuring the System Clock Frequency


Provides information configuring the system clock frequency for PIC32MX family devices.

Description


There are a total of five external and internal oscillator options as clock source:

- Internal Fast RC Oscillator (FRC) divided by the FRCDIV bits in the OSCCON register
- Internal Fast RC Oscillator (FRC) divided by 16
- Internal Low-Power RC (LPRC) Oscillator
- Secondary Oscillator (SOSC)
- Primary Oscillator with PLL module (PRIPLL)
- Primary Oscillator (POSCMOD: XT, HS, or EC)
- Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
- Internal Fast Internal RC Oscillator (FRC)


The device configuration bit FNOSC is represented as a drop-down with the above selections in the MHC Clock Configuration. The current selection is represented in **bold**.



Primary Oscillator (POSC) and Secondary Oscillator (SOSC) are customizable external clock source. For POSC, the device configuration bit POSCMOD needs to be set to EC, XT, or HS. If FNOSC is set to SOSC, the device configuration bit FSOSCEN needs to be set to ON.




The output system clock frequency (SYSCLK) is displayed on the left side. This value (in Hz) corresponds to System Clock Frequency under Calculated Clock Frequencies in the Clock System Service section in MHC Harmony & Application Configuration tree view.




System Services

- Clock
 - Use Clock System Service?
 - Select Service Mode: STATIC
 - Launch Clock Configurator: Execute
 - Clock Configurator Settings
 - **** All settings listed here can be configured using the Clock Configurator ****
 - Set PBDIV (Override FPBDIV)
 - Peripheral Clock Bus Divisor (1-8): DIV_8
 - Primary Oscillator Input Frequency (Hz): 8000000
 - Secondary Oscillator Input Frequency (Hz): 32768
 - Calculated Clock Frequencies
 - System Clock Frequency (Hz): 80000000
 - Peripheral Bus Clock Frequency (Hz): 10000000
 - USB PLL Clock Frequency (Hz): 48000000

Certain frequency values may be displayed in red when the input value does not meet specification and may cripple performance of the device. An example is shown in the following figure, when the XT Oscillator Mode is selected for POSCMOD and the POSC input frequency set is outside of the 3 MHz - 10 MHz range. A dynamic help tip will also appear if the user hovers over the POSCMOD control or any of the red text.



Another example is the SPLL, where FPLL (40 MHz – 120 MHz), FVCO (60 MHz – 120 MHz), and FIN (3.92 MHz – 5 MHz) will appear in **red** text, including an explanation tool tip, if they fall outside of their respective required ranges.




Configuring the Peripheral Bus Clock

Provides information on configuring the peripheral bus clock for PIC32MX family devices.

Description

The Peripheral Bus Clock on the MX Family of device can be configured on the left.



The output frequency is in **bold**. This value (in Hz) corresponds to Peripheral Bus Clock Frequency under Calculated Clock Frequencies in the Clock System Service section in MHC Harmony & Application Configuration tree view.




Note: It is important to know the acceptable clock range for the peripherals. The Clock Configurator will NOT provide a warning if the output peripheral clock frequency falls outside of specified range of the peripheral.

Configuring the Reference Clock

Provides information on configuring the reference clock for PIC32MX family devices.

Description

The Reference Clock on the PIC32MX1XX/2XX, PIC32MX 330/350/370/430/450/470, and PIC32MX1XX/2XX/5XX 64/100-pin Family devices can be configured in the section labeled Reference Clock on the upper right area of the screen.



The clock input source (ROSEL), divider (RODIV), trim value (ROTRIM) are independently configurable. The output frequency (REFCLKO) is in bold.

This value (in Hz) corresponds to Reference Clock Frequency under Calculated Clock Frequencies in the Clock System Service section in MHC Harmony & Application Configuration tree view.


Using the Reference Clock Auto-Calculate Feature

Provides information on the reference clock auto-calculate feature for PIC32MX family devices.

Description

The MHC Clock Configurator is equipped with the ability to help the user establish closest possible match to a user-desired target reference clock frequency. The Auto-Calculation feature is designed to determine the divider and trim values for the reference clock based on a user requested clock output frequency.

The feature can be accessed via the Auto-Calculate button in the Reference Clock section of the Clock Configurator.



Clicking the **Auto-Calculate** button opens the Auto-Calculate dialog.

Parameter	Value	Unit
Target Reference Frequency	96,000,000	Hz
REFCLK Input Frequency	200,000,000	Hz
Best Achievable Frequency	96,060,037.52	Hz
% Error	0.06254	%

Enter the desired system clock frequency (remember to press the <Enter> key), and the dialog window will display the best achievable frequency that can be provided by the Reference Clock Divider (RODIV) and Trim (ROTRIM) combination, as well as the percentage discrepancy from the desired value, if any. The REFCLK Input Frequency is determined based on selection at ROSEL.

If the I2S driver is selected as part of the configuration, the Reference Clock Divider and Trim Auto-Calculator dialog opens automatically reconfigured with the option to use the target I2S input frequency as the target reference frequency.

Parameter	Value	Unit
Target Reference Frequency	200,000,000	Hz
Target I2S Input Frequency	12,288,000	Hz
I2S Baud Rate (Audio Sample Rate)	48,000	Hz
I2S Baud Rate Multiplier (MCLK)	256	
REFCLK Input Frequency	200,000,000	Hz
Best Achievable Frequency	12,289,966.39	Hz
% Error	0.016	%


Clicking the **Apply** button will cause the MHC Clock Configurator to update the Reference Clock divider and trim to establish the closest achievable frequency.

Configuring the USB PLL

Provides information on configuring the USB PLL for PIC32MX family devices.

Description

Part of enabling the USB peripheral is to enable the USB PLL. The USB PLL requires 4 MHz input clock frequency for accurate operation. With POSC being a variable value, it is important to configure the correct USB PLL Input Divider (UPLLIDIV) value. The MHC Clock Configurator will provide visual warning if the value can lead to inaccuracy in USB operation.




Using the SPLL Divider Auto-Calculate Feature

Provides information on using the SPLL Divider Auto-Calculate feature for PIC32MX family devices.

Description

The MHC Clock Configurator is equipped with the ability to help the user establish closest possible match to a user-desired target system clock frequency. The Auto-Calculation feature is designed to determine the divider and multiplier values in the SPLL-based on a user requested system clock frequency.

The feature can be accessed via the Auto-Calculate button in the System PLL section of the Clock Configurator.



Clicking the **Auto-Calculate** button opens the Auto-Calculate dialog.

Enter the desired system clock frequency (remember to press the <Enter> key), and the dialog window will display the best achievable frequency that can be provided by the SPLL divider/multiplier combination, as well as the percentage discrepancy from the desired value, if any. The PLL Input Frequency is determined based on selection at FNO SC (FRCPLL or PRIPLL).

Clicking the **Apply** button will cause the MHC Clock Configurator to update the SPLL dividers and multiplier to establish the closest achievable frequency.

MPLAB Harmony Graphical Pin Manager

Provides information on the MPLAB Harmony Graphical Pin Manager tool that resides within MHC.

Description

This graphical management tool exists for the purpose of enabling users to configure the pins of Microchip devices in a fast and intelligent manner. The tool consists of a graphical representation of the state of the component and table that provides the means to configure the pins of the device. Users intending to use this tool should be familiar with the MPLAB Harmony configuration tree.

The user configures a device using the following process:

- Launch the tool (if not already running)
- Add modules by enabling desired functionality in the configuration tree (e.g., USART or SPI)
- Using the pin table to “Lock” cells representing function and pin pairings
- Using the pin flag management dialog to change pin register values
- Generating resultant code through the **Generate** button

Once generation is complete, the resultant code for configuring the device pins will be automatically added to the user's project.

Launching the Tool

Describes how to launch the pin manager tool.


Description

The pin manager tool automatically launches when MHC starts.

The screenshot displays the MPLAB Harmony Configurator application. The main window is titled "MPLAB Harmony Configurator" and shows a "Pin Diagram" for a PIC32MX110F016B device. The diagram lists pins 1 through 28, with their corresponding functions and colors indicating their status: Unavailable (grey), Available (blue), and Locked (green). For example, RA0 is available, RB0 is locked, and VDD is available. The "Pin Table" is also visible, showing a grid of module functions (Clock, Debug) and their pin assignments. The "Clock (OSC_ID_0)" module is assigned to pins 11 (SOSC1) and 12 (SOSCO). The "Debug" module is assigned to pins 4 (PGED1) and 5 (PGE1).

Module	Function	MCLR	RA0	RA1	RB0	RB1	RB2	RB3	RE3	VSS	RA2	RA3	SOSC1	SOSCO	VDD	RE5	RE6	RE7	RE8	RE9	VSS	VCAP	RE10	RE11	RE12	RE13	RE14	RE15	AVSS	AVDD
Clock (OSC_ID_0)	SOSC1												■																	
	SOSCO													■																
Debug	PGED1				■																									
	PGE1					■																								

The pin manager tool can be launched from the main window toolbar application launcher or from the option tree.




The pin manager tool can also be launched from the configuration tree.



Tool Tabs

The pin manager tool has two tabs:

- Pin Diagram (see the red section in the following figure)
- Pin Table (see the blue section in the following figure)



Output: Pin Table		MCLR	RA0	RA1	RB0	RB1	RB2	RB3	VSS	RA2	RA3	ID505	SOSCI	VDD	RB5	RB6	RB7	RB8	RB9	VSS	VCAP	RB10	RB11	RB12	RB13	RB14	RB15	AVSS	AVDD
Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
Clock (OSC_ID_0)	SOSCI											🔒																	
	SOSCO												🔒																
Debug	PGED1				D																								
	PGEC1					D																							

Pin Diagram Tab


Describes the pin diagram features.

Description

This diagram is a graphical representation of the selected component to be configured. The diagram contains the following:

Pin Names






These are the base names of each pin. These names will change based on the selected function for this pin.




Pin States

This is a graphical indication of the state of the pin.


Pin States Legend:

Color	Icon	Description
Blue		This pin can be locked to an available function in the table.
Gray		This pin is currently unavailable based on the state of the pin table.
Green		This pin has been locked to a function.
Red		This pin has been automatically locked to a pin based on function priority.
Yellow		This pin is currently highlighted by the cursor.




Pin Numbers

The number for each pin.



Component Name

The name of this component.



Pin Table Tab

Describes the pin table features.

Description

The pin table allows the user to graphically configure the pins for the given component. The table contains the following areas of interest:

Package Selector


This menu contains the available packages for the selected component.



Note: Changing this value will reset the state of the pins to default.

Output: Pin Table x		Package: SOIC Pin Settings																											
		MCLR	RA0	RA1	RB0	RB1	RB2	RB3	V55	RA2	RA3	SOSCI	SOSCO	VDD	RB5	RB6	RB7	RB8	RB9	V55	VCAP	RB10	RB11	RB12	RB13	RB14	RB15	AV55	AVDD
Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
Clock (OSC_ID_0)	SOSCI											🔒																	
	SOSCO												🔒																
Debug	PGED1				D																								
	PGEC1					D																							

Observe the changes in the diagram and table when the QFN package is selected for this device.



Pin Settings Button


This button shows the pin settings configuration menu. This dialog allows for the configuration of pin direction, drain, mode, latch, change notification, and pull-up and pull-down options.



Note: The direction and mode options are dependent on the function that is assigned to the pin. Board Support Package functions may lock other options as well.

Package: SOIC		Pin Settings																											
Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
Clock (OSC_ID_0)	SOSCI											🔒																	
	SOSCO												🔒																
Debug	PGED1				D																								
	PGEC1					D																							

The pin settings dialog can also be launched from the main toolbar when the pin diagram is visible.



Pin	Name	Voltage Tolerance	Function	Direction (TRIS)	Latch (LAT)	Open Drain (ODC)	Mode (ANSEL)	Change Notification (CNEN)	Pull Up (CNPUP)	Pull Down (CNPDP)
1	MCLR	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
2	RA0			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
3	RA1			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
4	RB0			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
5	RB1			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
6	RB2			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
7	RB3			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
8	VSS	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
9	RA2			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
10	RA3			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
11	RB4		SOSCI	n/a	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
12	RA4		SOSCO	n/a	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
13	VDD	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
14	RB5	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
15	RB6	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
16	RB7	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
17	RB8	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
18	RB9	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
19	VSS	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
20	VCAP	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
21	RB10	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
22	RB11	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Pin Names

This row indicates the currently selected function for each pin. If no function is selected, the default pin name is shown instead.

Package: SOIC		Pin Settings																											
Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
Clock (OSC_ID_0)	SOSCI											🔒																	
	SOSCO												🔒																
Debug	PGED1				D																								
	PGEC1					D																							

Pin Numbers

This row indicates the number of each pin in the table.

Table Modules

This column contains the modules, or groups of functions, for the current configuration. These modules are controlled by the MHC configuration tree.

Table Functions

This column displays the functions that belong to each module.

Table Grid

This area contains the grid cells. This area is for making connections between pins and functions.

Table Grid Cell Legend:

Icon	Description
	The cell is currently unavailable and cannot be selected.
	The cell is available for selection.
	The cell has been locked by the user.
	The cell is a special debug indicator. This cell does not actually lock to a pin but is a visual debug reminder. This indicator means that the pin this cell resides on will be appropriated for debugging purposes based on the currently selected debug options.
	This cell has been automatically locked based on the available choices. This selection takes function priority into account. This lock cannot be changed by the user.

Module Management

Describes the module management features.

Description

The Pin Manager table displays modules based on selections made in the configuration tree.

Observe that by enabling the USART driver instance that the USART1 module appears in the pin table.

The screenshot shows the MPLAB Harmony Configurator interface. The top section is the 'Options' pane for the 'Pin Diagram' tab, where the 'Use USART Driver?' checkbox is checked. Underneath, 'USART Driver Instance 0' is expanded, and the 'USART Module ID' dropdown is set to 'USART_ID_1'. The 'Number of USART Driver Instances' is set to 1. The bottom section is the 'Output Pin Table' for the 'SOIC' package. The table lists modules and their functions across pins 1 to 28. The 'USART 1 (USART_ID_1)' module is highlighted with a red border, showing its RX and TX pins.

Module	Function	MCLR	RA0	RA1	RB0	RB1	RB2	RB3	VSS	RA2	RA3	SOSCI	SOSCO	VDD	RB5	RB6	RB7	RB8	RB9	VSS	VCAP	RB10	RB11	RB12	RB13	RB14	RB15	AVSS	AVDD
Clock (OSC_ID_0)	SOSCI											⚡																	
	SOSCO												⚡																
Debug	PGED1				D																								
	PGEC1					D																							
UART 1 (USART_ID_1)	UIRX																												
	UITX																												

Now increase the number of USART driver instances to 2. Once the second USART instance is set to USART_ID_2, the table will display the second USART module.

Options | Clock Diagram x | Pin Diagram x

- [-] USART
 - Use USART Driver?
 - Driver Implementation: DYNAMIC
 - Interrupt Mode
 - Byte Model Support
 - Read/Write Model Support
 - Buffer Queue Support
 - Number of USART Driver Clients: 1
 - Number of USART Driver Instances: 2
 - USART Driver Instance 0
 - USART Module ID: USART_ID_2
 - Baud Rate: 9600
 - USART Interrupt Priority: INT_PRIORITY_LEVEL1
 - USART Interrupt Sub-priority: INT_SUBPRIORITY_LEVELC
 - Operation Mode: DRV_USART_OPERATION_MODE_NORMAL
 - Operation Mode Data (hexadecimal): 0x00
 - Wake On Start
 - USART Driver Instance 1

MPLAB® Harmony Configurator®

Output | Pin Table x

Package: SOIC Pin Settings

		MCCLR	RA0	RA1	RB0	RB1	RB2	RB3	V55	RA2	RA3	SOSCI	SOSCO	VDD	RB5	RB6	RB7	RB8	RB9	V55	VCAP	RB10	RB11	RB12	RB13	RB14	RB15
Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
Clock (OSC_ID_0)	SOSCI											🔒															
	SOSCO												🔒														
Debug	PGED1				D																						
	PGEC1					D																					
UART 1 (USART_ID_1)	U1RX																										
	U1TX																										
UART 2 (USART_ID_2)	U2RX																										
	U2TX																										

The U1RX, U1TX, U2RX, and U2TX functions are Peripheral Pin Select functions and can be assigned to multiple pins. Blue cells indicate a potential pin-to-function lock. Observe that left-clicking the blue cell corresponding to pin 9 and U1RX locks that cell to that pin/function pair. U1RX is now assigned to pin 9. Observe also that the name above pin 9 has changed to indicate the locked function, as well as the name of pin 9 in the pin diagram.

Options | Clock Diagram x | Pin Diagram x

Unavailable
Available
Locked

MCLR 1
RA0 2
RA1 3
RB0 4
RB1 5
RB2 6
RB3 7
VSS 8
U1RX 9
RA3 10
SOSCI 11
SOSCO 12
VDD 13
RB5 14

PIC32MX110F016B

28 AVDD
27 AVSS
26 RB15
25 RB14
24 RB13
23 RB12
22 RB11
21 RB10
20 VCAP
19 VSS
18 RB9
17 RB8
16 RB7
15 RB6

MPLAB® Harmony Configurator*

Output | Pin Table x

Package: SOIC Pin Settings

Module	Function	MCLR	RA0	RA1	RB0	RB1	RB2	RB3	VSS	U1RX	RA3	SOSCI	SOSCO	VDD	RB5	RB6	RB7	RB8	RB9	VSS	VCAP	RB10	RB11	RB12	RB13	RB14	RB15
Clock (OSC_ID_0)	SOSCI											Locked															
Clock (OSC_ID_0)	SOSCO												Locked														
Debug	PGED1				Locked																						
Debug	PGEC1					Locked																					
UART 1 (USART_ID_1)	U1RX									Locked																	
UART 1 (USART_ID_1)	U1TX		Available					Available									Available									Available	
UART 2 (USART_ID_2)	U2RX			Available		Available									Available								Available				
UART 2 (USART_ID_2)	U2TX				Available						Available												Available				Available

With pin 9 locked, the other options for pin 9 and U1RX are now marked unavailable.

Output | Pin Table x

Package: SOIC Pin Settings

Module	Function	MCLR	RA0	RA1	RB0	RB1	RB2	RB3	VSS	U1RX	RA3	SOSCI	SOSCO	VDD	RB5	RB6	RB7	RB8	RB9	VSS	VCAP	RB10	RB11	RB12	RB13	RB14	RB15
Clock (OSC_ID_0)	SOSCI									Unavailable		Locked															
Clock (OSC_ID_0)	SOSCO									Unavailable			Locked														
Debug	PGED1				Locked					Unavailable																	
Debug	PGEC1					Locked				Unavailable																	
UART 1 (USART_ID_1)	U1RX		Unavailable							Unavailable																	
UART 1 (USART_ID_1)	U1TX		Available					Available									Available									Available	
UART 2 (USART_ID_2)	U2RX			Available		Available									Available								Available				
UART 2 (USART_ID_2)	U2TX				Available						Available												Available				Available

The green cell can be left-clicked again to unlock the pin and function.

Conflict Resolution

Describes conflict resolution features.

Description

The Pin Manager uses automatic conflict resolution to determine the proper function when multiple options are available.

Consider the available functions for pin 12: SOSCO/RPA4/T1CK/CTED9/PMA1/RA4. Observe that the SOSCO function was given automatic priority over RPA4 (U1RX).

		MCLR	RA0	RA1	RB0	RB1	RB2	RB3	V55	RA2	RA3	SOSCI	SOSCO	VDD	RB5	RB6	RB7	RB8	RB9	V55	VCAP	RB10	RB11	RB12	RB13	RB14	RB15	AV55	AVDD
Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
Clock (OSC_ID_0)	SOSCI											🔒																	
	SOSCO												🔒																
Debug	PGED1				D																								
	PGEC1				D																								
UART 1 (USART_ID_1)	U1RX																												
	U1TX																												

The output window displays a detailed message of this event.

		MCLR	CTED1	CTED2	RB0	CTED12	CTED13	RB3	V55	RA2	RA3	SOSCI	SOSCO	VDD	RB5	RB6	CTED3	CTED10	CTED4	V55	VCAP	CTED11	RB11	RB12	CTPL5	CTED5	CTED6	AV55	AVDD
Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
CTMU (CTMU_ID_0)	CTED1		🔒																										
	CTED2			🔒																									
	CTED3																												
	CTED4																												
	CTED5																												
	CTED6																												
	CTED9																												
	CTED10																												
	CTED11																												
	CTED12																												
	CTED13																												
	CTPL5																												
	Clock (OSC_ID_0)	SOSCI											🔒																
SOSCO													🔒																
Debug	PGED1				D																								
	PGEC1				D																								
UART 1 (USART_ID_1)	U1RX																												
	U1TX																												

Observe also that with the addition of another lower priority function that the selection does not change. The higher priority function SOSCO (red) is still automatically selected while lower priority functions RPA4 (PPS) and OC1 are disabled.

Module	Function	MCLR	CTED1	CTED2	RB0	CTED12	CTED13	RB3	V55	RA2	RA3	SOSCI	SOSCO	VDD	RB5	RB6	CTED3	CTED10	CTED4	V55	VCAP	CTED11	RB11	RB12	CTPL5	CTED5	CTED6	AV55	AVDD		
CTMU (CTMU_ID_0)	CTED1		🔒																												
	CTED2			🔒																											
	CTED3																	🔒													
	CTED4																			🔒											
	CTED5																									🔒					
	CTED6																										🔒				
	CTED9																											🔒			
	CTED10																												🔒		
	CTED11																													🔒	
	CTED12													🔒																	
	CTED13																														
	CTPL5																														
	Clock (OSC_ID_0)	SOSCI												🔒																	
SOSCO													🔒																		
Debug	PGED1				D																										
	PGEC1					D																									
UART 1 (USART_ID_1)	U1RX																														
	U1TX																														

If the highest priority is a Peripheral Pin Select function (red highlight) a choice is given to the user. The next lowest priority function is automatically selected (blue highlight), but this can be overridden by user action.

Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28		
CTMU (CTMU_ID_0)	CTED1		🔒																												
	CTED2			🔒																											
	CTED3																														
	CTED4																														
	CTED5																														
	CTED6																														
	CTED9																														
	CTED10																														
	CTED11																														
	CTED12																														
	CTED13																														
	CTPL5																														
	Debug	PGED1				D																									
PGEC1						D																									
UART 1 (USART_ID_1)	U1RX																														
	U1TX																														

If the Peripheral Pin Select function (red highlight) is manually selected then the automatic choice (blue highlight) is overridden. A conflict is still reported. If the Peripheral Pin Select function is unlocked then the lower priority function will be automatically locked again.

Pin Table Features

Describes pin table features.

Description

The Pin Table can be reconfigured to show as little or as much information as the user desires. For example, individual pin rows can be hidden or

isolated depending on how much information is desired. This is accomplished by right-clicking on a pin number and selecting a desired option from the context menu.

Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
Clock (OSC_ID_0)	SOSCI												🔒																
	SOSCO													🔒															
Debug	PGED1				D																								
	PGEC1					D																							

To remove pin 18 from the table, right-click the pin 18 number box. Select **Hide** from the context menu.

Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
CTMU (CTMU_ID_0)	CTED1		🔒																										
	CTED2			🔒																									
	CTED3																												
	CTED4																												
	CTED5																												
	CTED6																												
	CTED9																												
	CTED10																												
	CTED11																												
	CTED12																												

Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	19	20	21	22	23	24	25	26	27	28
CTMU (CTMU_ID_0)	CTED1		🔒																									
	CTED2			🔒																								
	CTED3																											
	CTED4																											
	CTED5																											
	CTED6																											
	CTED9																											
	CTED10																											
	CTED11																											
	CTED12																											

Observe that pin 18 has been removed from the table. To restore the column, right-click in the table and select **Show > All** or navigate the available sub-menus and select pin 18.

Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	19	20	21	22	23	24	25	26	27	28
CTMU (CTMU_ID_0)	CTED1		🔒																									
	CTED2			🔒																								
	CTED3																											
	CTED4																											
	CTED5																											
	CTED6																											
	CTED9																											
	CTED10																											
	CTED11																											
	CTED12																											

The table can also be reduced to show only desired pins and functions by using the "Isolate" command. To show only pin 18, again right-click on the pin 18 number box and select **Isolate**.

Module	Function	18
CTMU (CTMU_ID_0)	CTED4	
PMP (PMP_ID_0)	PMD3	
UART 2 (USART_ID_2)	U2TX	

This functionality also exists for pin modules, functions, and ports.

Module	Function	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28		
PMP (PMP_ID_0)	PMD2																														
	PMD3																														
	PMD4																														
	PMD5																														
	PMD6																														
	PMD7																														
UART (USART_ID_2)	U1RX																														
	U1TX																														
UART (USART_ID_2)	U2RX																														
	U2TX																														

Module	Function	MCLR	CTED1	CTED2	RB0	CTED12	CTED13	RB3	VSS	RA2	RA3	SOSCI	SOSCO	VDD	PMD7	PMD6	PMD5	PMD4	PMD3	VSS	VCAP	PMD2	PMD1	PMD0	CTPL5	CTED5	CTED6	AVSS	AVDD		
PMP (PMP_ID_0)	PMD2																														
	PMD3																														
	PMD4																														
	PMD5																														
	PMD6																														
	PMD7																														
UART 1 (USART_ID_1)	U1RX																														
	U1TX																														
UART 2 (USART_ID_2)	U2RX																														
	U2TX																														

The table can also be modified by right-clicking the pin boxes in the pin diagram.

Pin	Port	Pin	Port
MCLR	1	28	AVDD
RA0	2	27	AVSS
RA1	3	26	RB15
RB0	4	25	RB14
U2RX	5	24	RB13
RB2	6	23	RB12
U1TX	7	22	RB11
VSS	8	21	RB10
RA2	9	20	VCAP
RA3	10	19	VSS
SOSCI	11	18	U2TX
SOSCO	12	17	RB8
VDD	13	16	RB7
RB5	14	15	U1RX

The table can also be reconfigured to display pins according to their respective ports. To do this, right-click the table, navigate to the View sub-menu, and select **Ports**. The top row is the original pin number, the middle row shows the port grouping, and the bottom row is the pin's number inside the port grouping. Ports can also be hidden and isolated in the same manner as pins, modules, and functions. This is accomplished by right-clicking on the port name box.


		2	3	9	10	12	4	5	6	7	11	14	15	16	17	18	21	22	23	24	25	26	
		A					B																
Module	Function	0	1	2	3	4	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Clock (OSC_ID_0)	SOSCI										🔒												
	SOSCO					🔒																	
Debug	PGED1					D																	
	PGEC1						D																
UART 1 (USART_ID_1)	U1RX																						
	U1TX																						
UART 2 (USART_ID_2)	U2RX																						
	U2TX																						

Change Notification and Non-PPS Devices

Describes handling change notification for non-PPS devices.

Description

For non PPS parts, change notifications behave differently. They must be explicitly enabled in the configuration tree.



When enabled, the Change Notification module appears in the table. Change notification cells behave similarly to Peripheral Pin Select functions. They will be overridden by higher priority functions, but will provide a user choice if they are the highest priority.

The pin flag dialog also behaves differently for Non-PPS parts. The "Change Notification", "Pull Up", and "Pull Down" options are disabled.

Pin	Name	Voltage Tolerance	Function	Direction (TRIS)	Latch (LAT)	Open Drain (ODC)	Mode (ADPCFG)	Change Notification (CNEN)	Pull Up (CNPUE)	Pull Down (CNPD)
1	RG15	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
2	VDD	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
3	RE5	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
4	RE6	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
5	RE7	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
6	RC1	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
7	RC2	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
8	RC3	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
9	RC4	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
10	RG6	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
11	RG7	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
12	RG8	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
13	MCLR	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
14	RG9	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
15	VSS	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
16	VDD	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
17	RA0	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
18	RE8	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
19	RE9	5V		In	n/a	<input type="checkbox"/>	Digital	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
20	RB5			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
21	RB4			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
22	RB3			In	n/a	<input type="checkbox"/>	Analog	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Exporting Pin Mapping

Provides information on exporting pin mappings.

Description


The MPLAB Harmony Graphical Pin Manager provides the ability to export the pin mapping of the current configuration into Excel in .xls format for the purpose of printing out the pin mapping. Refer to [Importing and Exporting Data](#) for the steps to export the pin mapping.

Importing and Exporting Data


Provides information on importing and exporting data to/from the MHC.

Description


The MPLAB Harmony Configurator provides several options for importing and export various types of data to and from the application. The import and export icons can be found in the main window toolbar.



The Import dialog shows the various data sources that can be imported into MPLAB Harmony Configurator. To import, select an item from the list and click **Import**. The second option, MPLAB Harmony Graphics Composer, is only available when the Graphics Composer screen is active (see the following figure).




The Export dialog shows the various data sources that can be exported from MPLAB Harmony Configurator. To export, select an item from the list and click **Export**. The third option, MPLAB Harmony Graphics Composer, is only available when the Graphics Composer screen is active (see the following figure).



Importing and Exporting MPLAB Harmony Configurator Configuration Options


By selecting **MPLAB Harmony & Application Configuration Options** from either the Import or Export dialog, the user has the ability to create or import .mhc files with only user-selected options.

The following figure provides an example of the option export dialog.



To use this feature, left-click any desired option to toggle its state. Green-highlighted options will be exported. Then, use the **Save** and **Save As** buttons as desired to write the file.

To import, select the option import from the Import dialog and select the previously exported file. Observe that only the exported options are visible in the import window. The user can again select and highlight items in green to select them for import. When all desired settings have been highlighted, click **Import**.




Understanding MPLAB Harmony and MHC Version Numbers


Provides information about MHC version numbering within MPLAB Harmony.

Description

Starting in version 2.02b, the architecture of the MPLAB Harmony Configurator has been separated into several sections and can be described, as shown in the following figure:



MPLAB X IDE Plug-in (MHC Loader) - This is the plug-in to MPLAB X IDE and is responsible for loading the MPLAB Harmony Configurator from the MPLAB Harmony Framework. Information about this plug-in can be obtained through MPLAB X IDE by navigating to *Tools > Plugins > Installed*.




MPLAB Harmony Configurator Core (mhc.jar) - This Java module contains the core code for the MHC system. Prior to version 2.02b, this functionality was contained with the MPLAB X IDE MHC Plug-in and would often cause the plug-in to be out of sync with a given MPLAB Harmony framework. In the v2.02b release, the core MHC module was moved to reside inside of the MPLAB Harmony framework itself to help decouple the MPLAB X IDE plug-in from the framework used. The core module is located in the `utilities/mhc` folder within the MPLAB Harmony framework installation.



Note: **MPLAB X IDE MHC Plug-ins v2.01 and earlier are not compatible with frameworks v2.02b and later and vice versa.** While it is always recommended to keep the loader version and the framework version synchronized, from v2.02b forward, the MPLAB X IDE plug-in is expected to be backwards and forwards compatible between MHC core versions.

You can see the version of MPLAB Harmony that you are currently using by using the Framework Configuration dialog box inside MHC.




This dialog allows the user to change the MPLAB Harmony framework path that the application configuration is currently using. When opened, the dialog shows the current MPLAB Harmony path and the version number of the framework.

To change the framework that is used by the active configuration:

1. Open the Framework Configuration dialog box by click MPLAB Harmony icon.
2. Click **Browse** on the right side of the path text box.
3. Browse to the root path of the new framework for the configuration and click **OK**.
4. Click **Change** and accept the warning.
5. Save your project after making the change.

The application configuration will now use the new MPLAB Harmony framework.

MPLAB Harmony Configurator Plug-ins - MHC loads many plug-ins from the MPLAB Harmony framework. All of these plug-ins reside in `<install-dir>/utilities/mhc/plugins`. You can see the versions of these plug-ins in the Output Window when they are loaded by MHC.



Note: All plug-ins within a given MPLAB Harmony framework are guaranteed to be compatible with the version of MHC (`mhc.jar`) contained in that framework.

Index

C

- Change Notification and Non-PPS Devices 45
- Clock Configuration for PIC32MX Family Devices 22
- Clock Configuration for PIC32MZ Family Devices 15
- Configuring the Oscillator Module Using the MHC Clock Configurator 15
- Configuring the Peripheral Bus Clock 27
- Configuring the Peripheral Bus Clocks 19
- Configuring the Reference Clock 27
- Configuring the Reference Clocks 19
- Configuring the System Clock Frequency 16, 24
- Configuring the USB PLL 29
- Conflict Resolution 40

E

- Exporting Pin Mapping 46

I

- Importing and Exporting Data 47
- Installing MHC 3
- Introduction 10

L

- Launching the Tool 31

M

- Module Management 37
- MPLAB Harmony Configurator Interface 5
- MPLAB Harmony Configurator User's Guide 2
- MPLAB Harmony Graphical Pin Manager 31

P

- Pin Diagram Tab 33
- Pin Table Features 42
- Pin Table Tab 35
- Porting a Legacy PLIB to MPLAB Harmony 14
- Prerequisites 10

S

- Step 1: Create the New Project 10
- Step 2: Add and Configure the Required Libraries and Modules 12
- Step 3: MPLAB Harmony Application Structure and Developing the Application 12

U

- Understanding MPLAB Harmony and MHC Version Numbers 50
- Using MHC to Create a New Application 10
- Using the Reference Clock Auto-Calculate Feature 20, 28
- Using the SPLL Divider Auto-Calculate Feature 21, 30