





MGT5100 User Manual

Telematics Microcontroller

Order Number: MGT5100RM/D Revision 0.7, March 2002



This page intentionally left blank.





REVISION HISTORY

Release	Date	Author	Summary of Changes
1.0		Laurin Ashby Allan Chin	Initial Release of MGT5100 User Manual.



This page intentionally left blank.





TABLE OF CONTENTS

SECTION 1 INTRODUCTION

1.1	Overview	1-1
1.1.1	Features	
1.2	Architecture	1-3
1.2.1	Embedded G2 Core	
1.2.2	SmartComm I/O Subsystem	
1.2.2.1	Programmable Serial Controllers (PSCs)	
1.2.2.2	10/100 Ethernet Controller	
1.2.2.3	Universal Serial Bus (USB)	
1.2.2.4	Infrared (IR) Support	
1.2.2.5	Inter-Integrated Circuit (I2C)	
1.2.2.6	Serial Peripheral Interface (SPI)	
1.2.3	Dual Motorola Scalable (MS) Controller Area Network (CAN)	
1.2.4	System Level Interfaces	
1.2.4.1	Chip Selects	
1.2.4.2	Interrupt Controller	
1.2.4.3	Timers	
1.2.4.4	General Purpose Input/Outputs (GPIO)	
1.2.4.5	Functional Pin MUXing	
1.2.4.6	Real-Time Clock (RTC)	
1.2.5	SDRAM Controller and Interface	
1.2.6	Multi-Function External Bus	
1.2.7	Power Management	
1.2.8	Systems Debug and Test	
1.2.9	Physical Characteristics	
	SECTION 2	
	SIGNAL DESCRIPTIONS	
2.1	Overview	2-1
2.2	Pinout Tables	
2.2.1	Functional Signal List with Pin/Pad Count	
2.3	Multi-Function Pin Maps	
2.4	Port Configuration Register Description	
∠.¬	Tort Corniguration Register Description	2 00
	SECTION 3	
	MEMORY MAP	
3.1	Overview	3-1
3.2	Internal Register Memory Map	
3.3	MGT5100 Memory Map	
3.3.1	Memory Map Registers—MBAR + 0x0000	3-3
3.3.1.1	Module Base Address (0x0000)—IPBAR	
3.3.1.2	CS Start Address (0004–002C)—CS0STR–CS5STR	





3.3.1.3	CS Stop Address (0008–0030)—CS0SPR–CS5SPR	
3.3.1.4	SDRAM Start Address (0034)—SDRAMSTR	
3.3.1.5	SDRAM Stop Address (0038)—SDRAMSPR	
3.3.1.6	Address Enable Control (0054)—ADDECR	
3.4	Register Summaries	
3.4.1	PCI XLB Configuration Registers	
3.4.2	SmartComm DMA Registers	
3.4.3	PSC Registers—Quick Reference	
3.4.4	IrDA Registers—Quick Reference	
3.4.5	SPI Registers—Quick Reference	3-18
	SECTION 4 RESETS AND RESET CONFIGURATION	
4.4	Overview	4.4
4.1 4.2		
	Hard and Soft Reset Pins	
4.2.1 4.2.2	Power-ON Reset—PORESET	
4.2.2	Hard Reset—HRESET	
4.2.3	Soft Reset—SRESET	
4.3 4.4	Reset Sequence	
4.4	Reset Operation	
4.6	Reset Configuration	
4.0	Reset Configuration	4-0
	SECTION 5	
	CLOCKS AND POWER MANAGEMENT	
5.1	Overview	5-1
5.2	Clock Distribution Module (CDM)	
5.3	MGT5100 Clock Domains	5-2
5.3.1	G2 Clock Domain	5-4
5.3.2	Processor Bus or XL Bus Clock Domain	5-5
5.3.3	SDRAM Memory Controller Clock Domain	5-6
5.3.4	IP Bus Clock Domain	5-7
5.3.5	PCI Clock Domain	
5.4	Clock Relationships	
5.5	Power Management	
5.5.1	Full-Power Mode	
5.5.2	Sleep Mode	
5.5.3	G2 Processor Power Modes	
5.5.3.1	Dynamic Power Mode	
5.5.3.2	Doze Mode	
5.5.3.3	Nap Mode	
5.5.3.4	Sleep Mode	
5.6 5.6.1	Power Control (Low-Power Modes)	
5.6.1 5.6.2	Normal High Mode	
5.6.3	Doze High Mode	
5.6.4	Doze Low Mode	
J.U. T	DOZO LOW IVIOGO	





5.6.5	Sleep Mode	5-16
5.6.6	Deep-Sleep Mode	5-17
5.7	CDM Registers—MBAR+0x0200	5-17
5.7.1	JTAG ID Number (0200)—JTAGID	
5.7.2	Power ON Reset Configuration (0204)—PORCFG	5-18
5.7.3	Bread Crumb (0208)—BC	5-19
5.7.4	Configuration (020C)—CFG	
5.7.5	48MHz Fractional Divider Configuration (0210)—FDCFG	5-21
5.7.6	Clock Enable (0214)—CLKEN	5-22
5.7.7	System Oscillator Configuration (0218)—OSCCFG	
5.7.8	Clock Control Sequencer Configuration (021C)—CCSCFG	
5.7.9	Soft Reset (0220)—SFTRST	
5.7.10	System PLL Status (0224)—PLLSTA (33-27MHz)	5-25
	SECTION 6	
	G2 PROCESSOR CORE	
6.1	Overview	
6.2	Arbiter Registers—MBAR+0x0080	6-1
6.2.1	Arbiter Revision Register (0080)—ARR	
6.2.2	Arbiter Base Address Register (0084)—ABAR	
6.2.3	Arbiter Device Size Register (0088)—ADSR	
6.2.4	Header Format ID Register (008C)—AHFIDR	
6.2.5	Configuration Register (00C0)—ACFG	
6.2.6	Version Register (00C4)—VER	
6.2.7	Status Register (00C8)—STA	
6.2.8 6.2.9	Interrupt Enable Register (00CC)—INTEN	6-6
6.2.10	Address Capture Register (00D0)—ADRCAP	
6.2.10	Bus Signal Capture Register (00D4)—SIGCAP	
6.2.11	Data Tenure Time-Out Register (00DC)—DATTO	
6.2.12	Bus Activity Time-Out Register (00E0)—BUSTO	
6.2.14	Master Priority Enable Register (00E4)—PRIEN	
6.2.15	Master Priority Enable Register (00E4)—PRI	
6.2.16	Base Address Register (00EC)—BAR	
6.2.17	Reserved Registers (00F0, 00F4, 00F8, 00FC)	
0.2.17	103c1vcu 10g1stc13 (001 0, 001 4, 001 0, 001 0)	
	SECTION 7	
	SYSTEM INTERFACE UNIT (SIU)	
7.1	Overview	7-1
7.2	Interrupt Controller	
7.2.1	Block Description	
7.2.1.1	Machine Check Pin—core_mcp	
7.2.1.2	System Management Interrupt—core_smi	
7.2.1.3	Standard Interrupt—core_int	
7.2.2	IRQ[0:3] Interrupt Requests	
7.2.3	Interface Description	7-4
7.2.4	Interrupt Controller Registers—MBAR + 0x0500	7-5





7.2.4.1	Peripheral Interrupt Mask (0500)—Register 0	7-5
7.2.4.2	Peripheral Priority and HI/LO Select 1 (0504)—Register 1	7-6
7.2.4.3	Peripheral Priority and HI/LO Select 2 (0508)—Register 2	7-7
7.2.4.4	Peripheral Priority and HI/LO Select 3 (050C)—Register 3	7-8
7.2.4.5	External Enable and External Types (0510)—Register 4	
7.2.4.6	Critical Priority and Main Interrupt Mask (0514)—Register 5	
7.2.4.7	Main Interrupt Priority and INT/SMI Select 1 (0518)—Register 6	
7.2.4.8	Main Interrupt Priority and INT/SMI Select 2 (051C)—Register 7.	
7.2.4.9	PerStat, MainStat, CritStat Encoded (0524)—Register 9	
7.2.4.10	Critical Interrupt Status All (0528)—Register A	
7.2.4.11	Main Interrupt Status All (052C)—Register B	
7.2.4.12	Peripheral Interrupt Status All (0530)—Register C	
7.2.4.13	Peripheral Interrupt Status All (0538)—Register E	
7.3	General Purpose I/O (GPIO)	
7.3.1	GPIO Pin Multiplexing	
7.3.1.1	PSC1 (UART1/AC97/CODEC1)	
7.3.1.2	PSC2 (UART2/AC97/CODEC2)	
7.3.1.3	PSC3 (USB2/ISDN/CODEC3/SPI/UART3)	
7.3.1.4	USB1	
7.3.1.4	Ethernet/USB2/RST_CONFIG	
7.3.1.6	IRDA	
7.3.1.7	I2C	
7.3.1.7	GPIO Timer Pins	_
7.3.1.9	Dedicated GPIO Port	
7.3.1.9	GPIO Programmer's Model	
7.3.2.1	GPIO Standard Registers—MBAR+0x0B00	
7.3.2.1	Port Configuration Register (0B00)—GPIOPCR	
7.3.2.1.1	Simple GPIO Enables (0B04)—GPIOSEN	
7.3.2.1.2	Simple GPIO Open Drain Type (0B08)—GPIOSOD	
7.3.2.1.3	Simple GPIO Open Drain Type (0808)—GPIOSOD	
7.3.2.1.4	. , ,	
	Simple GPIO Data Output Values (0B10)—GPIOSDO	
7.3.2.1.6	Simple GPIO Data Input Values (0B14)—GPIOSDI	
7.3.2.1.7	Output-Only Enables (0B18)—GPIOOE	
7.3.2.1.8	· · · · · · · · · · · · · · · · · · ·	
7.3.2.1.9	Simple Interrupt Chan Proin Emulation (CD34) CDICSION	
7.3.2.1.10	Simple Interrupt Open-Drain Emulation (0B24)—GPIOSIOD	
7.3.2.1.11	Simple Interrupt Data Direction (0B28)—GPIOSIDD	
7.3.2.1.12	Simple Interrupt Data Value Out (0B2C)—GPIOSIDO	
7.3.2.1.13	Simple Interrupt Interrupt Enable (0B30)—GPIOSIIE	
7.3.2.1.14	Simple Interrupt Interrupt Types (0B34)—GPIOSIIT	
7.3.2.1.15	Simple Interrupt Master Enable (0B38)—GPIOSIME	
7.3.2.1.16	Simple Interrupt Status (0B3C)—GPIOSIST	
7.3.2.2	WakeUp GPIO Registers—MBAR+0x0C00	
7.3.2.2.1	WakeUp GPIO Enables (0C00)—GPIOWE	
7.3.2.2.2	WakeUp GPIO Open Drain Emulation (0C04)—GPIOWOD	
7.3.2.2.3	WakeUp GPIO Data Direction (0C08)—GPIOWDD	
7.3.2.2.4	WakeUp GPIO Data Value Out (0C0C)—GPIOWDO	
7.3.2.2.5	WakeUp GPIO Interrupt Enable (0C10)—GPIOWUE	
7.3.2.2.6	WakeUp GPIO Individual Interrupt Enable (0C14)—GPIOWIE.	7-47





7.3.2.2.7	WakeUp GPIO Interrupt Types (0C18)—GPIOWT	
7.3.2.2.8	WakeUp GPIO Master Controls (0C1C)—GPIOWME	7-48
7.3.2.2.9	WakeUp GPIO Data Input Values (0C20)—GPIOWI	7-49
7.3.2.2.10	WakeUp GPIO Status Register (0C24)—GPIOSR	7-50
7.4	General Purpose Timers (GPT)	
7.4.1	Timer Configuration Method	
7.4.2	Mode Overview	
7.4.3	Programming Notes	
7.4.4	GPT Registers—MBAR + 0x0600	
7.4.4.1	GPT[0-7] Enable and Mode Select (0600-0670)—Register 0	
7.4.4.2	GPT[0–7] Counter Input (0604–0674)—Register 1	
7.4.4.3	GPT[0–7] PWM Configuration (0608–0678)—Register 2	
7.4.4.4	GPT[0–7] Status (060C–067C)—Register 3	
7.5	Slice Timers	
7.5.1	SLT Registers—MBAR + 0x0700	
7.5.1.1	SLT[0,1] Terminal Count (0700, 0710)—Register 0	
7.5.1.2	SLT[0,1] Control (0704, 0714)—Register 1	
7.5.1.3	SLT[0,1] Count (0708, 0718)—Register 2	
7.5.1.4	Second SLT—Register 3 to Register 5	
7.5.1.5	SLT[0,1] Status (070C, 071C)—Register 6	
7.6	Real-Time Clock	
7.6.1	Real-Time Clock Signals	
7.6.2	Interface Description	
7.6.3	RTC Interface Registers—MBAR + 0x0800	
7.6.3.1	Time Set (0800)—Reg 0	
7.6.3.1	Date Set (0804)—Reg 1	
7.6.3.3	New Year and Stopwatch (0808)—Reg 2	
7.6.3.4	Alarm and Interrupt Enable (080C)—Reg 3	
7.6.3.4	Current Time (0810)—Reg 4	
7.6.3.6	Current Date (0814)—Reg 5	
7.6.3.7	Alarm and Stopwatch Interrupt (0818)—Reg 6	
7.6.3.7	Periodic Interrupt and Bus Error (081C)—Reg 7	
7.0.3.0	renodic interrupt and bus Error (0010)—Reg 7	7-08
	SECTION 8	
	MEMORY CONTROLLER	
8.1	Overview	8-1
8.1.1	Features	
8.1.2	External Signals (SDRAM Side)	
8.2	Functional Description	
8.2.1	Clock Generator	
8.2.2	Serial Interface	
8.2.3	Address Multiplexing and Address Pipeline Blocks	
8.2.3.1	Address Input Multiplexing Block	
8.2.3.1	Address Pipeline Latches	
8.2.3.3	Address Output Multiplexer	
8.2.4	Row Address Monitor	
8.2.5	CS Multiplexer	
8.2.6	Write/Read Data Buffer and Multiplexer	
0.2.0	vville/neau Dala buller allu iviullipiexer	0-/





8.2.7	Refresh and Precharge Counters	8-7
8.2.8	Command Generator	8-8
8.2.9	Delay Logic	8-8
8.3	SDRAM Controller	8-8
8.3.1	Memory Controller SDRAM Registers—MBAR + 0x0100	. 8-10
8.3.1.1	Mode (0100)—Register0	8-10
8.3.1.2	Control (0104)—Register1	8-11
8.3.1.3	Configuration (0108)—Register2	8-12
8.3.1.4	Configuration (010C)—Register3	8-13
8.3.1.5	Chip Select for Memory Modules (0110)—XLB_SEL	8-14
8.3.2	Example of Setting Registers	. 8-14
8.3.2.1	Example—Configure 1 Register	8-14
8.3.2.2	Example—Configure 2 Register	8-15
8.3.2.3	Example—Control Register	8-15
8.3.2.4	Example—Load Sequence for Registers	8-15
8.4	Performance Considerations	. 8-16
	SECTION 9	
	CS/LP BOOT ROM/SRAM CONTROLLER	
9.1	Overview	
9.2	Reset Configuration	
9.3	Timing	
9.4	Signals	
9.5	Interface Description	
9.6	Physical Peripheral Connections	
9.6.1	During the Address Tenure	
9.6.2	During the Data Tenure	
9.7	Programmer's Model	
9.7.1	Interrupt and Bus Errors	
9.7.2	IP Bus Interface (IPBI)	
9.7.3	Chip Select/LocalPlus Bus Registers—MBAR + 0x0300	
9.7.3.1	CS Boot ROM, (0300)—Register 0	9-10
9.7.3.2	CS Configuration (0304–0314)—Registers 1–5	
9.7.3.3 9.7.3.4	CS Control (0318)—Register 6	
9.7.3.4	CS Status (031C)—Register 7	9-10
	SECTION 10	
	PCI CONTROLLER	
10.1	Overview	. 10-1
10.2	PCI External Signals	. 10-2
10.3	PCI Interface	. 10-2
10.3.1	PCI XLB Initiator Interface	
10.3.2	PCI XLB Target Interface	. 10-5
10.3.3	PCI XLB Configuration Interface	
10.3.3.1	PCI XLB Configuration Registers—MBAR + 0x0D00	
10.3.3.1.1	PCI Header: Device ID/Vendor ID (0D00)—Register 0	
10.3.3.1.2	PCI Header: Status/Command (0D04)—Register 1	10-7





10.3.3.1.3	PCI Header: Class Code/Revision (0D08)—Register 2	10-10
10.3.3.1.4	PCI Header: BIST/Type/Latency/Cache (0D0D)—Register 3	10-10
10.3.3.1.5	PCI Header: BAR0 (0D10)—Register 4	10-11
10.3.3.1.6	PCI Header: BAR1 (0D14)—Register 5	10-11
10.3.3.1.7	PCI Header: Reserved (0D18–0D27)—Register 6–9	10-12
10.3.3.1.8	PCI Header: CardBus CIS Pointer (0D28)—Register 10	10-12
10.3.3.1.9	PCI Header: Subsystem Vendor ID (0D2C)—Register 11	10-12
10.3.3.1.10	PCI Header: Unused (0D30)—Register 12	10-12
10.3.3.1.11	PCI Header: Unused (0D34–0D3B)—Registers 13–14	10-12
10.3.3.1.12	PCI Header: Max Lat, Min Grant, Interrupt (0D3C)—Register 15	10-13
10.3.3.1.13	PCI Header: Unused (0D40–0D5F)—Registers 16–23	10-13
10.3.3.2	MGT5100 Application Interface Registers—MBAR + 0x0D00	10-13
10.3.3.2.1	PCI Interrupt Enable (0D60)—Custom Register 24	10-14
10.3.3.2.2	PCI Status (0D64)—Custom Register 25	10-14
10.3.3.2.3	PCI Control (0D68)—Custom Register 26	10-15
10.3.3.2.4	PCI Mask/Value Read (0D6C)—Custom Register 27	10-16
10.3.3.2.5	PCI Mask/Value Write (0D70)—Custom Register 28	10-17
10.3.3.2.6	PCI Subwindow 1 (0D74)—Custom Register 29	10-17
10.3.3.2.7	PCI Subwindow 2 (0D78)—Custom Register 30	10-18
10.3.3.2.8	PCI Window Command/Control (0D7C)—Custom Register 31	10-18
10.3.4	PCI SmartDMA Initiator Interface	. 10-20
10.3.4.1	PCI SmartDMA Transmit (Tx) Initiator Interface	10-20
10.3.4.2	PCI Transmit (Tx) Registers—MBAR + 0x3800	10-21
10.3.4.2.1	PCI Tx Packet Size (3800)—Register 0	10-21
10.3.4.2.2	PCI Tx Start Address (3804)—Register 1	10-22
10.3.4.2.3	PCI Tx Transaction Control (3808)—Register 2	10-22
10.3.4.2.4	PCI Tx Enables (380C)—Register 3	10-23
10.3.4.2.5	PCI Tx Next Address (3810)—Register 4	10-24
10.3.4.2.6	PCI Tx Last Word (3814)—Register 5	10-25
10.3.4.2.7	PCI Tx Done Counts (3818)—Register 6	10-25
10.3.4.2.8	PCI Tx Status Bits (381C)—Register 7	10-26
10.3.4.2.9	PCI Tx FIFO Data (3840)—Register 10	
10.3.4.2.10	PCI Tx FIFO Status (3844)—Register 11	
10.3.4.2.11	PCI Tx FIFO Control (3848)—Register 12	
10.3.4.2.12	PCI Tx Alarm (384E)—Register 13	10-29
10.3.4.2.13	PCI Tx Read Pointer (3852)—Register 14	10-30
10.3.4.2.14	PCI Tx Write Pointer (3856)—Register 15	10-30
10.3.4.3	PCI SmartDMA Receive (Rx) Initiator Interface	10-31
10.3.4.4	PCI Receive (Rx) Registers—MBAR + 0x3880	10-32
10.3.4.4.1	PCI Rx Packet Size (3880)—Register 0	10-32
10.3.4.4.2	PCI Rx Start Address (3884)—Register 1	10-32
10.3.4.4.3	PCI Rx Transaction Command (3888)—Register 2	10-33
10.3.4.4.4	PCI Rx Enables (388C)—Register 3	10-34
10.3.4.4.5	PCI Rx Next Address (3890)—Register 4	10-35
10.3.4.4.6	PCI Rx Done Counts (3898)—Register 6	10-35
10.3.4.4.7	PCI Rx Status Bits (389C)—Register 7	10-36
10.3.4.4.8	PCI Rx FIFO Data (38C0)—Register 16	10-38
10.3.4.4.9	PCI Rx FIFO Status (38C4)—Register 17	10-38
10.3.4.4.10	PCI Rx FIFO Control (38C8)—Register 18	10-39



10.3.4.4.1	\	
10.3.4.4.12	PCI Rx Read Pointer (38D0)—Register 20	10-40
10.3.4.4.13	PCI Rx Write Pointer (38D4)—Register 21	10-41
	SECTION 11	
	ATA CONTROLLER	
11.1	Overview	
11.2	SmartComm Key Features	
11.2.1	SmartComm Read	
11.2.2	SmartComm Write	
11.3	ATA Register Interface	
11.3.1	ATA Host Registers—MBAR + 0x3A00	
11.3.1.1	Host Configuration (3A00)—HCFG	
11.3.1.2	Host Status (3A04)—HSR	
11.3.1.3	PIO Timing 1 (3A08)—PIO1	11-4
11.3.1.4	PIO Timing 2 (3A0C)—PIO2	11-5
11.3.1.5	Multiword DMA Timing 1 (3A10)—DMA1	
11.3.1.6	Multiword DMA Timing 2 (3A14)—DMA2	
11.3.1.7	Ultra DMA Timing 1 (3A18)—UDMA1	
11.3.1.8	Ultra DMA Timing 2 (3A1C)—UDMA2	11-7
11.3.1.9	Ultra DMA Timing 3 (3A20)—UDMA3	
11.3.1.10	Ultra DMA Timing 4 (3A24)—UDMA4	11-8
11.3.1.11	Ultra DMA Timing 5 (3A28)—UDMA5	11-9
11.3.2	ATA FIFO Registers—MBAR + 0x3A00	. 11-9
11.3.2.1	Rx/Tx FIFO Data Word (3A3C)—RTFDWR	11-10
11.3.2.2	Rx/Tx FIFO Status (3A40)—RTFSR	
11.3.2.3	Rx/Tx FIFO Control (3A44)—RTFCR	11-11
11.3.2.4	Rx/Tx Alarm (3A48)—RTFAR	11-12
11.3.2.5	Rx/Tx FIFO Read Pointer (3A4C)—RTFRPR	
11.3.2.6	Rx/Tx FIFO Write Pointer (3A50)—RTFWPR	11-13
11.3.3	ATA Drive Registers—MBAR + 0x3A00	11-13
11.3.3.1	Device Control (3A5C)—DCTR	11-14
11.3.3.2	Drive Alternate Status (3A5C)—DASR	11-14
11.3.3.3		11-15
11.3.3.4	Drive Features (3A64)—DFR	11-15
11.3.3.5	Drive Error (3A64)—DER	11-16
11.3.3.6	Drive Sector Count (3A68)—DSCR	11-16
11.3.3.7	Drive Sector Number (3A6C)—DSNR	11-17
11.3.3.8	Drive Cylinder Low (3A70)—DCLR	11-17
11.3.3.9	Drive Cylinder High (3A74)—DCHR	11-18
11.3.3.10	Drive Device/Head (3A78)—DDHR	11-18
11.3.3.11	Drive Command (3A7C)—DCR	11-19
11.3.3.12	Device Status (3A80)—DSR	11-20
11.4	ATA Host Controller Operation	11-21
11.4.1	PIO State Machine	11-22
11.4.2	DMA State Machine	11-24
11.4.2.1	Software Requirements	11-24
11.5	Signals and Connections	11-24





11.6	Interface Description	
11.7	ATA Bus Background	11-29
11.7.1	Terminology	11-29
11.7.2	ATA Modes	
11.7.3	ATA Addressing	
11.7.3.1	ATA Register Addressing	
11.7.3.2	Drive Interrupt	
11.7.3.3	Sector Addressing	
11.7.3.4	Physical/Logical Addressing Modes	
11.7.4	ATA Transactions	
11.7.4.1	PIO Mode Transactions	
11.7.4.1.1	Class 1—PIO Read	
11.7.4.1.1	Class 2—PIO Write	
11.7.4.1.1	Class 3—Non-Data Command	
11.7.4.2	DMA Protocol	
11.7.4.3	Multiword DMA Transactions	
11.7.4.3.1	Class 4—DMA Command	
11.7.4.4	Ultra DMA Protocol	
11.8	ATA RESET/Power-Up	
11.8.1	Hardware Reset	
11.8.2 11.9	Software Reset	
11.10	ATA I/O Cable Specifications	
11.10	ATA Timing Diagrams	
11.10.1	ATA Tilling Diagrams	
	SECTION 12	
	SECTION 12 UNIVERSAL SERIAL BUS (USB)	
12.1		12-1
12.1 12.2	UNIVERSAL SERIAL BUS (USB)	
	UNIVERSAL SERIAL BUS (USB) Overview	12-2
12.2	Overview	12-2 12-2 12-2
12.2 12.3	UNIVERSAL SERIAL BUS (USB) Overview	12-2 12-2 12-2 12-3
12.2 12.3 12.3.1 12.3.2 12.4	Overview Data Transfer Types Host Controller Interface Communication Channels Data Structures Host Control (HC) Operational Registers	12-2 12-2 12-3 12-6
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1	Overview Data Transfer Types Host Controller Interface Communication Channels Data Structures Host Control (HC) Operational Registers Control and Status Partition—MBAR + 0x1000	12-2 12-2 12-2 12-3 12-6 12-7
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision.	12-2 12-2 12-3 12-6 12-7
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision HC Control (1004)—HcControl	12-212-212-312-612-712-7
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision. HC Control (1004)—HcControl HC Command Status (1008)—HcCommandStatus	12-212-212-312-612-712-712-7
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4	Overview. Data Transfer Types. Host Controller Interface. Communication Channels. Data Structures. Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000. HC Revision (1000)—HcRevision. HC Control (1004)—HcControl. HC Command Status (1008)—HcCommandStatus. HC Interrupt Status (100C)—HcInterruptStatus.	12-212-212-312-612-712-712-712-9
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4 12.4.1.5	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision HC Control (1004)—HcControl HC Command Status (1008)—HcCommandStatus HC Interrupt Status (100C)—HcInterruptStatus HC Interrupt Enable (1010)—HcInterruptEnable	12-212-212-312-612-712-712-712-912-11
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4 12.4.1.5 12.4.1.6	Overview Data Transfer Types Host Controller Interface Communication Channels Data Structures Host Control (HC) Operational Registers Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision HC Control (1004)—HcControl HC Command Status (1008)—HcCommandStatus HC Interrupt Status (100C)—HcInterruptStatus HC Interrupt Enable (1010)—HcInterruptEnable HC Interrupt Disable (1014)—HcInterruptDisable	12-212-212-312-612-712-712-712-912-12
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4 12.4.1.5 12.4.1.6 12.4.2	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000. HC Revision (1000)—HcRevision. HC Control (1004)—HcControl. HC Command Status (1008)—HcCommandStatus HC Interrupt Status (100C)—HcInterruptStatus HC Interrupt Disable (1014)—HcInterruptDisable. Memory Pointer Partition—MBAR + 0x1000	12-212-212-312-612-712-712-712-1212-1312-14
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4 12.4.1.5 12.4.1.6 12.4.2 12.4.2.1	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision HC Control (1004)—HcControl HC Command Status (1008)—HcCommandStatus HC Interrupt Status (100C)—HcInterruptStatus HC Interrupt Disable (1014)—HcInterruptDisable Memory Pointer Partition—MBAR + 0x1000 HC Communication (1018)—HcHCCA	12-212-212-312-612-712-712-712-1112-1212-1412-14
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4 12.4.1.5 12.4.1.6 12.4.2 12.4.2.1 12.4.2.2	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision HC Control (1004)—HcControl HC Command Status (1008)—HcCommandStatus HC Interrupt Status (100C)—HcInterruptStatus HC Interrupt Disable (1010)—HcInterruptEnable HC Interrupt Disable (1014)—HcInterruptDisable. Memory Pointer Partition—MBAR + 0x1000 HC Communication (1018)—HcHCCA HC Period Current ED (101C)—HcPeriodCurrentED	12-212-212-312-612-712-712-712-1212-1412-15
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4 12.4.1.5 12.4.1.6 12.4.2 12.4.2.1 12.4.2.2 12.4.2.3	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision HC Control (1004)—HcControl HC Command Status (1008)—HcCommandStatus HC Interrupt Status (100C)—HcInterruptStatus HC Interrupt Enable (1010)—HcInterruptEnable HC Interrupt Disable (1014)—HcInterruptDisable. Memory Pointer Partition—MBAR + 0x1000 HC Communication (1018)—HcHCCA HC Period Current ED (101C)—HcPeriodCurrentED HC Control Head ED (1020)—HcControlHeadED	12-212-212-312-612-712-712-712-1212-1312-1412-1512-15
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4 12.4.1.5 12.4.1.6 12.4.2 12.4.2.1 12.4.2.1 12.4.2.2 12.4.2.3 12.4.2.4	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision. HC Control (1004)—HcControl HC Command Status (1008)—HcCommandStatus HC Interrupt Status (100C)—HcInterruptStatus HC Interrupt Enable (1010)—HcInterruptEnable HC Interrupt Disable (1014)—HcInterruptDisable. Memory Pointer Partition—MBAR + 0x1000 HC Communication (1018)—HcHCCA HC Period Current ED (101C)—HcPeriodCurrentED HC Control Head ED (1020)—HcControlHeadED HC Control Current ED (1024) HcControlCurrentED	12-212-212-312-612-712-712-712-1112-1412-1412-1512-1612-16
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4 12.4.1.5 12.4.1.6 12.4.2 12.4.2.1 12.4.2.2 12.4.2.3 12.4.2.3 12.4.2.4 12.4.2.5	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000. HC Revision (1000)—HcRevision. HC Control (1004)—HcControl. HC Command Status (1008)—HcCommandStatus HC Interrupt Status (100C)—HcInterruptStatus HC Interrupt Enable (1010)—HcInterruptEnable. HC Interrupt Disable (1014)—HcInterruptDisable. Memory Pointer Partition—MBAR + 0x1000. HC Communication (1018)—HcHCCA. HC Period Current ED (101C)—HcPeriodCurrentED. HC Control Head ED (1020)—HcControlHeadED. HC Control Current ED (1024) HcControlCurrentED. HC First Bulk Head List ED (1028)—HcBulkHeadED.	12-212-212-312-612-712-712-712-1212-1312-1412-1512-1612-16
12.2 12.3 12.3.1 12.3.2 12.4 12.4.1 12.4.1.1 12.4.1.2 12.4.1.3 12.4.1.4 12.4.1.5 12.4.1.6 12.4.2 12.4.2.1 12.4.2.1 12.4.2.2 12.4.2.3 12.4.2.4	Overview. Data Transfer Types. Host Controller Interface. Communication Channels Data Structures Host Control (HC) Operational Registers. Control and Status Partition—MBAR + 0x1000 HC Revision (1000)—HcRevision. HC Control (1004)—HcControl HC Command Status (1008)—HcCommandStatus HC Interrupt Status (100C)—HcInterruptStatus HC Interrupt Enable (1010)—HcInterruptEnable HC Interrupt Disable (1014)—HcInterruptDisable. Memory Pointer Partition—MBAR + 0x1000 HC Communication (1018)—HcHCCA HC Period Current ED (101C)—HcPeriodCurrentED HC Control Head ED (1020)—HcControlHeadED HC Control Current ED (1024) HcControlCurrentED	12-212-212-312-612-712-712-712-1212-1412-1412-1512-1612-17





12.4.3	Frame Counter Partition—MBAR + 0x1000	12-18
12.4.3.1	HC Frame Interval (1034)—HcFmInterval	12-19
12.4.3.2	HC Frame Bit-time Remaining (1038)—HcFmRemaining	
12.4.3.3	HC Timing Reference (103C)—HcFmNumber	
12.4.3.4	HC Start Processing Periodic List (1040)—HcPeriodicStart	12-21
12.4.3.5	HC Commit Transfer (1044)—HcLSThreshold	12-21
12.4.4	Root Hub Partition—MBAR + 0x1000	
12.4.4.1	HC Root Hub Descriptor A (1048)—HcRhDescriptorA	12-23
12.4.4.2	HC Root Hub Descriptor B (104C)—HcRhDescriptorB	12-24
12.4.4.3	HC Root Hub Status (1050)—HcRhStatus	12-25
12.4.4.4	HC RH Port Status (1054)—HcRhPortStatus[1:NDP]	12-26
	SECTION 13	
	SMARTCOMM/SMARTDMA	
13.1	Overview	
13.2	SmartComm Functional Description	
13.3	SmartComm DMA Registers—MBAR+0x1200	
13.3.1	Task Bar (1200)—taskBar	
13.3.2	Current Pointer (1204)—currentPointer	
13.3.3	End Pointer (1208)—endPointer	
13.3.4	Variable Pointer (120C)—variablePointer	
13.3.5	Interrupt Vector, PTD Control (1210)—IntVect1/2, PtdCntrl	
13.3.6	Interrupt Pending (1214)—IntPend	
13.3.7	Interrupt Mask (1218)—IntMask	13-6
13.3.8	Task Control 0, 1 (121C)—TCR0, TCR1	
13.3.9	Task Control 2, 3 (1220)—TCR2, TCR3	
13.3.10	Task Control 4, 5 (1224)—TCR4, TCR5	
13.3.11	Task Control 6, 7 (1228)—TCR6, TCR7	13-8
13.3.12	Task Control 8, 9 (122C)—TCR8, TCR9	13-8
13.3.13	Task Control A, B (1230)—TCRA, TCRB	
13.3.14	Task Control C, D (1234)—TCRC, TCRD	
13.3.15	Task Control E, F (1238)—TCRE, TCRF	13-9
13.3.16	Initiator Priority 0–3 (123C)—IPR0–3	
13.3.17	Initiator Priority 4–7 (1240)—IPR4–7	
13.3.18	Initiator Priority 8–11 (1244)—IPR8–11	
13.3.19	Initiator Priority 12–15 (1248)—IPR12–15	
13.3.20	Initiator Priority 16–19 (124C)—IPR16–19	
13.3.21	Initiator Priority 20–23 (1250)—IPR20–23	
13.3.22	Initiator Priority 24–27 (1254)—IPR24–27	
13.3.23	Initiator Priority 28–31 (1258)—IPR28–31	
13.3.24	Reserved Register 1 (125C)—res1	
13.3.25	Reserved Register 2 (1260)—res2	
13.3.26	Reserved Register 4 (1269) res 4	
13.3.27	Reserved Register 4 (1268)—res4	
13.3.28	Reserved Register 5 (126C)—res5	
13.3.29	Debug Module Comparator 1 (1270)—Value 1	
13.3.30	Debug Moduletor Control (1274)—Value2	
13.3.31	Debug Modulator Control (1278)—Control	13-16





13.3.32	Debug Module Status (127C)—Status	13-17
13.4	On-Chip SRAM	13-17
13.5	SmartComm Timer Registers (SCTMR)—MBAR+0x0400	13-17
13.6	I2C SmartComm Task Specification	13-18
13.7	Buffer Descriptor (BD) Registers——MBAR+0x0400	13-18
13.7.1	Receive BD Register (04xx)	
13.7.2	Transmit BD Register (04xx)	
13.8	Parameter Area	
13.9	Task Running Mechanism	
13.10	Recommended BD Settings	
		0
	SECTION 14	
	FAST ETHERNET CONTROLLER (FEC)	
444	Overniew	444
14.1	Overview	
14.1.1	Features	
14.2	Modes of Operation	
14.2.1	Full- and Half-Duplex Operation	
14.2.2	10 Mbps and 100 Mbps MII Interface Operation	
14.2.3	10Mbps 7Wire Interface Operation	14-4
14.2.4	Address Recognition Options	
14.2.5	Internal Loopback	
14.3	I/O Signal Overview	
14.3.1	Detailed Signal Descriptions	
14.3.1.1	MII Ethernet MAC-PHY Interface	
14.3.1.2	MII Management Frame Structure	
14.3.1.2.1	MII Management Register Set	
14.4	FEC Memory Map and Registers	14-8
14.4.1	Top Level Module Memory Map	
14.4.2	MIB Block Counters Memory Map	14-9
14.5	FEC Registers—MBAR + 0x3000	14-11
14.5.1	FEC ID (3000)—FEC_ID	14-12
14.5.2	Interrupt Event (3004)—IEVENT	14-12
14.5.3	Interrupt Enable (3008)—IMASK	14-14
14.5.4	Ethernet Control (3024)—ECNTRL	14-16
14.5.5	MII Management Frame (3040)—MII_DATA	14-17
14.5.6	MII Speed Control (3044)—MII_SPEED	14-19
14.5.7	MIB Control (3064)—MIB_CONTROL	14-20
14.5.8	Receive Control (3084)—R_CNTRL	
14.5.9	Hash (3088)—R_HASH	14-21
14.5.10	Rx Destination Address Low (309C)—R_DA_LOW	
14.5.11	Rx Destination Address High (30A0)—R_DA_HIGH	
14.5.12	Tx Control (30C4)—X_CNTRL	14-23
14.5.13	Tx Status (30D0)—XMIT.X_STATUS	
14.5.14	Physical Address Low (30E4)—PADDR1	
14.5.15	Physical Address High (30E8)—PADDR2	14-26
14.5.16	Opcode/Pause Duration (30EC)—OP_PAUSE	
14.5.17	Descriptor Individual Address 1 (3118)—IADDR1	
14.5.18	Descriptor Individual Address 2 (311C)—IADDR2	
	,	





14.5.19	Descriptor Group Address 1 (3120)—GADDR1	. 14-28
14.5.20	Descriptor Group Address 2 (3124)—GADDR2	. 14-28
14.5.21	Tx FIFO Watermark (3144)—X_WMRK	. 14-29
14.6	Initialization Sequence	. 14-30
14.6.1	Hardware Controlled Initialization	
14.6.2	User Initialization (Prior to Asserting ETHER_EN)	. 14-31
14.6.2.1	Microcontroller Initialization	
14.7	Resets	
14.7.1	Description of Reset Operation	
14.7.1.1	ipg_hard_sync_reset_b	
14.7.1.2	ipg_hard_async_reset_tx_b	
14.7.1.3	ipg_hard_async_reset_rx_b	
14.7.1.4	ECNTRL.RESET	
14.7.1.5	ECNTRL.ETHER_EN	
14.8	Interrupts	
14.8.1	Description of Interrupt Operation	. 14-34
14.8.1.1	ipi_babr_int	
14.8.1.2	ipi_babt_int	
14.8.1.3	ipi_eberr_int	
14.8.1.4	ipi_fec_int	14-35
14.8.1.5	ipi_gra_int	14-35
14.8.1.6	ipi_hberr_int	14-35
14.8.1.7	ipi_lc_int	14-35 14-35
14.8.1.8	ipi_mii_int	14-35
14.8.1.9 14.8.1.10	ipi_rl_int	14-36
14.8.1.11	ipi_x_intf_int	
14.8.1.12	ipi_rferr_int	14-36
14.8.1.13	ipi xferr int	
14.0.1.13	ipi_xieii_iiit	14-30
	SECTION 15	
	PROGRAMMABLE SERIAL CONTROLLERS (PSC)	
15.1	Overview	
15.1.1	PSC1—MBAR + 0x2000	
15.1.2	PSC2—MBAR + 0x2400	
15.1.3	PSC3—MBAR + 0x2800	
15.1.4	Features	
15.2	PSC Registers—MBAR + 0x2000, 0x2400, 0x2800	
15.2.1	Mode Register 1 (2x00)—MR1_[1, 2, 3]	
15.2.2	Mode Register 2 (2x00)—MR2_[1, 2, 3]	
15.2.3	Status Register (2x04)—SR[1, 2, 3]	
15.2.4	Modem Mode (2x04)—SR[1, 2, 3]	
15.2.5	Clock-Select Register (2x04)—CSR[1, 2, 3]	
15.2.6 15.2.7	Command Register (2x08)—CR[1, 2, 3]	
15.2.7 15.2.8	Rx Buffer Registers (2x0C)—RB[1, 2, 3]	
15.2.8	Tx Buffer Registers (2x0C)—TB[1, 2, 3]	
15.2.9	Auxiliary Control Register (2x10)—ACR[1, 2, 3]	
10.2.10	Auxiliary Control Neglotel (ZX10)—ACR[1, Z, 3]	. 10-17





15.2.11	Interrupt Status Register (2x14)—ISR[1, 2, 3]	15-17
15.2.12	Interrupt Mask Register (2x14)—IMR[1, 2, 3]	15-18
15.2.13	Counter Timer Upper Register (2x18)—CTUR[1, 2, 3]	15-19
15.2.14	Counter Timer Lower Register (2x1C)—CTLR[1, 2, 3]	15-20
15.2.15	Interrupt Vector Register (2x30)—IVR[1, 2, 3]	
15.2.16	Input Port (2x34)—IP[1, 2, 3]	15-21
15.2.17	Output Port 1 Bit Set (2x38)—OP1_[1, 2, 3]	15-21
15.2.18	Output Port 0 Bit Reset (2x3C)—OP0_[1, 2, 3]	15-22
15.2.19	SCC/IrDA Control Register (2x40)—SICR[1, 2, 3]	15-23
15.2.20	Rx FIFO Number of Data (2x58)—RFNUM[1, 2, 3]	15-24
15.2.21	Tx FIFO Number of Data (2x5C)—TFNUM[1, 2, 3]	
15.2.22	Rx FIFO Data (2x60)—RFDATA[1, 2, 3]	15-25
15.2.23	Rx FIFO Status (2x64)—RFSTAT[1, 2, 3]	
15.2.24	Rx FIFO Control (2x68)—RFCNTL[1, 2, 3]	
15.2.25	Rx FIFO Alarm (2x6E)—RFALARM[1, 2, 3]	
15.2.26	Rx FIFO Read Pointer (2x72)—RFRPTR[1, 2, 3]	
15.2.27	Rx FIFO Write Pointer (2x76)—RFWPTR[1, 2, 3]	
15.2.28	Rx FIFO Last Read Frame PTR (2x7A)—RFLRFPTR[1, 2, 3]	
15.2.29	Rx FIFO Last Write Frame PTR (2x7C)—RFLWFPTR[1, 2, 3]	
15.2.30	Tx FIFO Data (2x80)—TFDATA[1, 2, 3]	
15.2.31	Tx FIFO Status (2x84)—TFSTAT[1, 2, 3]	
15.2.32	Tx FIFO Control (2x88)—TFCNTL[1, 2, 3]	
15.2.33	Tx FIFO Alarm (2x8E)—TFALARM[1, 2, 3]	
15.2.34	Tx FIFO Read Pointer (2x92)—TFRPTR[1, 2, 3]	
15.2.35	Tx FIFO Write Pointer (2x96)—TFWPTR[1, 2, 3]	
15.2.36	Tx FIFO Last Read Frame PTR (2x9A)—TFLRFPTR[1, 2, 3]	
15.2.37	Tx FIFO Last Write Frame PTR (2x9C)—TFLWFPTR[1, 2, 3]	
15.3	PSC Module Signal Definitions	
15.4	PSC Operation	
15.4.1	Transmitter/Receiver Clock Source	
15.4.1.1	Programmable Divider	
15.4.1.2	Calculating Baud Rates	
15.4.1.3	CLKIN Baud Rates	
15.4.1.4	External Clock	
15.4.2	Transmitter and Receiver Operating Modes	
15.4.2.1	Transmitting in UART Mode	
15.4.2.2	Transmitter in Modem Mode	
15.4.2.3	AC97 Low-Power Mode	
15.4.2.4	Receiver	
15.4.2.5	PSC UART Mode	
15.4.2.6	Receiver in Modem Mode (PSC1, PSC2, PSC3)	
15.4.2.7	FIFO Stack in PSC	
15.4.2.8	FIFOs in PSC1 and PSC2	
15.4.3	Looping Modes	
15.4.3.1	Automatic Echo Mode	
15.4.3.2	Local Loop-Back Mode	
15.4.3.3	Remote Loop-Back Mode	
15.4.4	Multidrop Mode	
15.4.5	Bus Operation	15-45





15.4.5.1	Read Cycles	
15.4.5.2	Write Cycles	
15.4.5.3	Interrupt Acknowledge Cycles	
15.4.6	Programming	
15.4.6.1	PSC Module Initialization Sequence	15-46
	SECTION 16	
	INFRARED DATA ASSOCIATION (IRDA) INTERFACE	
16.1	Overview	16.1
16.1.1	Features	
16.1.1	IrDA Registers—MBAR + 0x2C00	
16.2.1	Mode Register 1 (2C00)—MR1	
16.2.1	Mode Register 2 (2C00)—MR2	
16.2.2	SIR Status Register (2C04)—SR	
16.2.4		
16.2.4	MIR/FIR Status Register (2C04)—SR	16.0
16.2.5	Clock-Select Register (2C04)—CSR	
16.2.7	Rx Buffers (2C0C)—RB	
16.2.7	Tx Buffers (2C0C)—TB	
16.2.8	Input Port Change (2C10)—IPCR	
	Auxiliary Control (2C10)—ACR	
16.2.10	Interrupt Status (2C14)—ISR	
16.2.11 16.2.12	Interrupt Mask (2C14)—IMR	
	Counter Timer Upper Bytes (2C18)—CTUR	
16.2.13	Counter Timer Lower Bytes (2C1C)—CTLR	
16.2.14	Interrupt Vector (2C30)—IVR	
16.2.15	Input Port (2C34)—IP	
16.2.16	Output Port Bit Set (2C38)—OP1	
16.2.17	Output Port Bit Reset (2C3C)—OP0	16-15
16.2.18	SCC/IrDA Control (2C40)—SICR	
16.2.19	Infrared Control 1 (2C44)—IRCR1	
16.2.20	Infrared Control 2 (2C48)—IRCR2	
16.2.21	Infrared Divide (2C4C)—IRSDR	16-18
16.2.22	Infrared MIR Divide (2C50)—IRMDR	
16.2.23	Infrared FIR Divide (2C54)—IRFDR	
16.2.24	Rx FIFO Number of Data (2C58)—RFNUM	
16.2.25	Tx FIFO Number of Data (2C5C)—TFNUM	
16.2.26	Rx FIFO Data (2C60)—RFDATA	
16.2.27	Rx FIFO Status (2C64)—RFSTAT	
16.2.28	Rx FIFO Control (2C68)—RFCNTL	16-22
16.2.29	Rx FIFO Alarm (2C6E)—RFALARM	16-22
16.2.30	Rx FIFO Read Pointer (2C72)—RFRPTR	
16.2.31	Rx FIFO Write Pointer (2C76)—RFWPTR	
16.2.32	Rx FIFO Last Read Frame Pointer (2C7A)—RFLRFPTR	
16.2.33	Rx FIFO Last Write Frame Pointer (2C7C)—RFLWFPTR	
16.2.34	Tx FIFO Data (2C80)—TFDATA	
16.2.35	Tx FIFO Status (2C84)—TFSTAT	
16.2.36	Tx FIFO Control (2C88)—TFCNTL	16-24
16.2.37	Tx FIFO Alarm (2C8E)—TFALARM	16-25





16.2.38	Tx FIFO Read Pointer (2C92)—TFRPTR	16-25
16.2.39	Tx FIFO Write Pointer (2C96)—TFWPTR	16-25
16.2.40	Tx FIFO Last Read Frame Pointer (2C9A)—TFLRFPTR	16-26
16.2.41	Tx FIFO Last Write Frame PTR (2C9C)—TFLWFPTR	16-26
	SECTION 17	
	SERIAL PERIPHERAL INTERFACE (SPI)	
17.1	Overview	17-1
17.1.1	Features	
17.1.2	Modes of Operation	
17.2	SPI Signal Description	
17.2.1	Master In/Slave Out (MISO)	17-2
17.2.2	Master Out/Slave In (MOSI)	
17.2.3	Serial Clock (SCK)	17-3
17.2.4	Slave-Select (SS)	17-3
17.3	SPI Registers—MBAR + 0x0F00	
17.3.1	Control Register 1 (0F00)—SPICR1	
17.3.2	Control Register 2 (0F01)—SPICR2	
17.3.3	Baud Rate Register (0F04)—SPIBR	
17.3.4	Status Register (0F05)—SPISR	
17.3.5	Data Register (0F09)—SPIDR	
17.3.6	Port Reduced Drive/Pull-up Select (0F0C)—SPIPURD	
17.3.7	Port Data Register (0F0D)—SPIPORT	17-9
17.3.8	Data Direction Register (0F90)—SPIDDR	17-10
	SECTION 18	
	INTER-INTEGRATED CIRCUIT (12C)	
18.1	Overview	18-1
18.1.1	Features	18-2
18.2	I2C Controller 1	18-3
18.2.1	START Signal	
18.2.2	OTOD 0: 1	40.4
	STOP Signal	
18.2.2.1	Slave Address Transmission	18-4
18.2.2.2	Slave Address Transmission	
18.2.2.2 18.2.2.3	Slave Address Transmission	
18.2.2.2 18.2.2.3 18.2.2.4	Slave Address Transmission	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5	Slave Address Transmission	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5 18.3	Slave Address Transmission	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5 18.3 18.3.1	Slave Address Transmission Data Transfer Acknowledge Repeated Start Clock Synchronization and Arbitration I2C Interface Registers—MBAR + 0x3D00 Address Register 0 (3D00, 3D40)—I2C[1,2]	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5 18.3 18.3.1 18.3.2	Slave Address Transmission Data Transfer Acknowledge Repeated Start Clock Synchronization and Arbitration I2C Interface Registers—MBAR + 0x3D00 Address Register 0 (3D00, 3D40)—I2C[1,2] Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2]	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5 18.3 18.3.1 18.3.2 18.3.3	Slave Address Transmission Data Transfer Acknowledge Repeated Start Clock Synchronization and Arbitration I2C Interface Registers—MBAR + 0x3D00 Address Register 0 (3D00, 3D40)—I2C[1,2] Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2] Control Register 2 (3D08, 3D48)—I2C[1,2]	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5 18.3 18.3.1 18.3.2 18.3.3 18.3.4	Slave Address Transmission Data Transfer Acknowledge Repeated Start Clock Synchronization and Arbitration I2C Interface Registers—MBAR + 0x3D00 Address Register 0 (3D00, 3D40)—I2C[1,2] Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2] Control Register 2 (3D08, 3D48)—I2C[1,2] Status Register 3 (3D0C, 3D4C)—I2C[1,2]	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5 18.3 18.3.1 18.3.2 18.3.3 18.3.4 18.3.5	Slave Address Transmission Data Transfer Acknowledge Repeated Start Clock Synchronization and Arbitration I2C Interface Registers—MBAR + 0x3D00 Address Register 0 (3D00, 3D40)—I2C[1,2] Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2] Control Register 2 (3D08, 3D48)—I2C[1,2] Status Register 3 (3D0C, 3D4C)—I2C[1,2] Data I/O Register 4 (3D10, 3D50)—I2C[1,2]	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5 18.3 18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.3.6	Slave Address Transmission Data Transfer Acknowledge Repeated Start Clock Synchronization and Arbitration I2C Interface Registers—MBAR + 0x3D00 Address Register 0 (3D00, 3D40)—I2C[1,2] Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2] Control Register 2 (3D08, 3D48)—I2C[1,2] Status Register 3 (3D0C, 3D4C)—I2C[1,2] Data I/O Register 4 (3D10, 3D50)—I2C[1,2] Interrupt Control Register 8 (3D20)	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5 18.3 18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.3.6 18.4	Slave Address Transmission Data Transfer Acknowledge Repeated Start Clock Synchronization and Arbitration I2C Interface Registers—MBAR + 0x3D00 Address Register 0 (3D00, 3D40)—I2C[1,2] Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2] Control Register 2 (3D08, 3D48)—I2C[1,2] Status Register 3 (3D0C, 3D4C)—I2C[1,2] Data I/O Register 4 (3D10, 3D50)—I2C[1,2] Interrupt Control Register 8 (3D20) Initialization Sequence	
18.2.2.2 18.2.2.3 18.2.2.4 18.2.2.5 18.3 18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.3.6	Slave Address Transmission Data Transfer Acknowledge Repeated Start Clock Synchronization and Arbitration I2C Interface Registers—MBAR + 0x3D00 Address Register 0 (3D00, 3D40)—I2C[1,2] Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2] Control Register 2 (3D08, 3D48)—I2C[1,2] Status Register 3 (3D0C, 3D4C)—I2C[1,2] Data I/O Register 4 (3D10, 3D50)—I2C[1,2] Interrupt Control Register 8 (3D20)	





18.5.2	Slave Mode	18-17
18.5.3	Typical M-bus Interrupt Routine Flow-Chart	18-18
18.6	External Signals	18-19
18.7	Interface Description	18-19
18.8	I2C Controller 2	18-19
	SECTION 19	
	INFRARED (IR) INTERFACE	
40.4		40.4
19.1	Overview	
19.2	Block Description	
19.3	Signals and Connections	
19.4	IR Blaster	
19.4.1	IR Registers—MBAR + 0x0E00	
19.4.1.1	Enable Control Register 0 (0E00)	
19.4.1.2	Data Stream Control Register 1 (0E04)	
19.4.1.3	Data Stream Format Register 2 (0E08)	
19.4.1.4	Data Stream Format Register 3 (0E0C)	
19.4.1.5	Data Stream Format Register 4 (0E10)	
19.4.1.6	Preamble Register 5 (0E14)	
19.4.1.7	Status Register 6 (0E18)	
19.4.1.8	Dataword Transmitted Register 7 (0E1C)	
19.5	Remote IR Receiver	
19.5.1	Remote IR Registers—MBAR + 0x0E00	
19.5.1.1	Enable Control Register 0 (0Exx)	19-11
19.5.1.2	Data Stream Control Register 1 (0Exx)	19-12
19.5.1.3	Data Stream Format Register 2 (0Exx)	19-13
19.5.1.4	Data Stream Format Register 3 (0Exx)	19-14
19.5.1.5	Data Stream Format Register 4 (0Exx)	19-14
19.5.1.6	Data Compare/Mask Register 5 (0Exx)	19-15
19.5.1.7	Data Compare/Mask Register 6 (0Exx)	19-15
19.5.1.8	Data Stream Format Register 7 (0Exx)	19-16
19.5.1.9	Status Register 8 (0Exx)	19-16
19.5.1.10	Dataword Received Register 9 (0Exx)	19-17
19.6	IR Keyboard Receiver	
	·	
	SECTION 20	
	MOTOROLA SCALABLE CAN (MSCAN)	
20.1	Overview	. 20-1
20.2	Features	
20.3	MSCAN Registers—MBAR + 0900	
20.3.1	Control Register 0 (0900, 0980)—CAN[1,2]CTL0	. 20-4
20.3.2	Control Register 1 (0901, 0981)—CAN[1,2]CTL1	
20.3.3	Bus Timing Register 0 (0904, 0984)—CAN[1,2]BTR0	
20.3.4	Bus Timing Register 1 (0905, 0985)—CAN[1,2]BTR1	
20.3.5	Rx Flag (0908, 0988)—CAN[1,2]RFLG	
20.3.6	Rx Interrupt Enable (0909, 0989)—CAN[1,2]RIER	20-10
20.3.7	Tx Flag (090C, 098C)—CAN[1,2]TFLG	
20.0.1	7.7.1.ag (0000, 0000)	





20.3.8	Tx Interrupt Enable (090D, 098D)—CAN[1,2]TIER	
20.3.9	Tx Message Abort Request (0910, 0990)—CAN[1,2]TARQ	20-12
20.3.10	Tx Message Abort Ack (0911, 0991)—CAN[1,2]TAAK	20-12
20.3.11	Tx Buffer Select (0914, 0994)—CAN[1,2]BSEL	
20.3.12	ID Acceptance Control (0915, 0995)—CAN[1,2]IDAC	20-13
20.3.13	Rx Error (091C, 099C)—CAN[1,2]RXERR	20-14
20.3.14	Tx Error (091C, 099C)—CAN[1,2]TXERR	20-15
20.3.15	ID Acceptance (0920–09B5)—CAN[1,2]IDAR[0–7]	
20.3.16	ID Mask (0928–09BD)—CAN[1,2]IDMR[0–7]	
20.3.17	Rx ID Register 0 (0940, 09C0)—CAN[1,2]RXIDR0	
20.3.18	Rx ID Register 1 (0941, 09C1)—CAN[1,2]RXIDR1	
20.3.19	Rx ID Register 0 (0940, 09C0)—CAN[1,2]RXIDR0	
20.3.20	Rx ID Register 1 (0941, 09C1)—CAN[1,2]RXIDR1	20-19
20.3.21	Rx ID Register 2 (0944, 09C4)—CAN[1,2]RXIDR2	
20.3.22	Rx ID Register 3 (0945,09C5)—CAN[1,2]RXIDR3	
20.3.23	Rx Data Segment (0948–09D5)—CAN[1,2]RXDSR[0-7]	
20.3.24	Rx Data Length (0958, 09D8)—CAN[1,2]RXDLR	
20.3.25	Rx Time Stamp High (095C, 09DC)—CAN[1,2]RXTIMH	
20.3.26	Rx Time Stamp Low (095D, 09DD)—CAN[1,2]RXTIML	
20.3.27	Tx Buffer Priority (0979, 09F9)—CAN[1,2]TXTBPR	
20.3.28	Tx Time Stamp High (097C, 09FC)—CAN[1,2]TXTIMH	
20.3.29	Tx Time Stamp Low (097D, 09FD)—CAN[1,2]TXTIML	
20.3.30	Tx ID Register 0 (0960, 09E0)—CAN[1,2]TXIDR0	
20.3.31	Tx ID Register 1 (0961, 09E1)—CAN[1,2]TXIDR1	
20.3.32	Tx ID Register 2 (0964, 09E4)—CAN[1,2]TXIDR2	
20.3.33	Tx ID Register 3 (0965, 09E5)—CAN[1,2]TXIDR3	
20.3.34	Tx Data Segment (0968–09F5)—CAN[1,2]TXDSR[0-7]	
20.3.35 20.4	Tx Data Length (0978, 09F8)—CAN[1,2]TXDLR	
20.4	External Fill Descriptions	20-21
	SECTION 21	
	DEBUG SUPPORT AND JTAG INTERFACE	
	Overview	
21.2	TAP Link Module (TLM) and Slave TAP Implementation	
21.3	TLM and TAP Signal Descriptions	
21.3.1	Test Reset (TRST)	
21.3.2	Test Clock (TCK)	
21.3.3	Test Mode Select (TMS)	
21.3.4	Test Data In (TDI)	
21.3.5	Test Data Out (TDO)	
21.4	Slave Test Reset (STRST)	
21.4.1	Enable Slave—ENA[0:n]	
21.4.2	Select DR Link—SEL[0:n]	
21.4.3	Slave Test Data Out—STDO[0:n]	
21.5 21.6	TAP State Machines	
21.6	Harpo Core JTAG/COP Serial Interface	
21.7.1	TLM:TLMENA	
Z1./.l	I LIVI. I LIVILINA	21-10





21.7.2	TLM:PPCENA	21-10
21.8	TLM Test Instructions	21-10
21.8.1	IDCODE	21-11
21.8.1.1	Device ID Register	21-11
21.8.2	BYPASS	
21.8.3	SAMPLE/PRELOAD	21-12
21.8.4	EXTEST	21-12
21.8.5	CLAMP	21-12
21.8.6	HIGHZ	21-12
21.9	HARPO COP/BDM Interface	21-13
	SECTION A	
	TIMING AND ELECTRICAL SPECIFICATIONS	
A.1	AC Timing Quick Reference	A-1
A.2	AC Timing Specifications	
A.2.1	Clock	
A.2.2	Reset	
A.2.3	SDRAM	
A.2.3.1	Memory Interface Timing—DDR SDRAM Read Command	. A-3
A.2.3.2	Memory Interface Timing—Standard SDRAM Write Command	. A-4
A.2.3.3	Memory Interface Timing—Standard SDRAM Read Command	. A-5
A.2.4	PCI	A-6
A.2.5	LP-CS	A-8
A.2.5.1	Chip Select Non-MUXed Timing—1:1	A-8
A.2.5.2	Chip Select Non-MUXed Timing—2:1 Phase A	. A-9
A.2.5.3	Chip Select Non-MUXed Timing—2:1 Phase B	. A-10
A.2.5.4	Chip Select MUXed Timing—1:1	
A.2.5.5	Chip Select MUXed Timing—2:1 Phase A	
A.2.5.6	Chip Select MUXed Timing—2:1 Phase B	
A.2.6	ATA	
A.2.7	Ethernet	_
A.2.8	IR	
A.2.9	IrDA	
A.2.10	JTAG	
A.2.10.1	IEEE 1149.1 (JTAG) AC Timing Specification	
A.2.11	USB	
A.2.12 A.2.12.1	SPI Master AC Timing Specifications	
A.2.12.1 A.2.12.2	SPI Master AC Timing Specifications	
A.2.12.2 A.2.13	SPI Slave AC Timing Specifications	
A.2.13 A.2.14	MSCAN	
A.2.14 A.2.15	PSC	
A.2.16	GPIOs and Timers	
A.2.10 A.3	DC Electrical Specifications	
A.3.1	Electrostatic Discharge	
A.3.1	Thermal Characteristics	
A.3.3	Power Considerations	
A.3.4	Power Dissipation	
,	. 551 2.05.194.10.11.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	.,,,





SECTION B MECHANICAL SPECIFICATIONS

B.1 B.2 B.2.1	OverviewCase Diagrams272-Pin PBGA	B-1 B-2 B-2
	SECTION C ADDENDUM	
C.1	Overview	
	SECTION D TROUBLESHOOTING	
D.1	Solutions to Known Problems	
	SECTION E ACRONYMS AND TERMS	
	SECTION F	







LIST OF FIGURES

Figure 1-1.	Simplified Block Diagram—MGT5100	1-4
Figure 1-2.	MGT5100-Based System	
Figure 2-1.	272-Pin PBGA Pin Detail	2-1
Figure 2-2.	272-Pin PBGA—Top View	2-3
Figure 2-3.	PSC Peripheral Multiplexing	2-24
Figure 2-4.	PSC1 Port Map—5 Pins	2-24
Figure 2-5.	PSC2 Port Map—5 Pins	2-25
Figure 2-6.	PSC3 Port Map—10 Pins	2-26
Figure 2-7.	Ethernet Output Port Map—8 Pins	2-27
Figure 2-8.	Ethernet Input/Control Port Map—10 Pins	2-27
Figure 2-9.	USB Port Map—10 Pins	2-28
Figure 2-10.	Timer Port Map—8 Pins	2-28
Figure 2-11.	I2C Port Map—4 Pins (two pins each, for two I2Cs)	2-29
Figure 2-12.	IR/IrDA Port Map—4 Pins	2-29
Figure 2-13.	Port Configuration Register Description	2-30
Figure 4-1.	Reset sequence	4-3
Figure 4-2.	PORESET Assertion	4-4
Figure 4-3.	Internal Hard Reset vs External HRESET Assertion	4-4
Figure 4-4.	HRESET Asserted more than 1024 Reference Clock Cycles	4-5
Figure 5-1.	Primary Synchronous Clock Domains	
Figure 5-2.	Timing Diagram—Clock Waveforms for SDRAM and DDR Memories	
Figure 5-3.	Bus Clock Ratios	
Figure 5-4.	MGT5100 Low-Power Mode Flowchart	5-13
Figure 7-1.	Interrupt Sources and Core Interrupt Pins	7-3
Figure 7-2.	Interrupt Controller Routing Scheme	
Figure 7-3.	GPIO/Generic MUX Cell	
Figure 7-4.	Diagram—Suggested Crystal Oscillator Circuit	7-62
Figure 8-1.	Block Diagram—SDRAM	
Figure 8-2.	SDRAM Power-ON Sequence	
Figure 9-1.	Bus Transactions	
Figure 9-2.	MUXed Addr/Data	
Figure 9-3.	Timing Diagram—Boot ROM Access (CS[0] Enabled)	9-3
Figure 9-4.	LPC Concept Diagram	
Figure 9-5.	Using ALE Transactions	
Figure 9-6.	Timing Diagram—Multiplexed Transaction Waveform	
Figure 9-7.	Block Diagram—IPBI	
Figure 9-8.	Slave-Bus Interface Connections	
Figure 10-1.	Block Diagram—PCI Interface	
Figure 11-1.	ATA Controller Interface	
Figure 11-2.	Connections—Controller Cable, System Board, MGT5100	
Figure 11-3.	Pin Description—ATA Interface	
Figure 11-4.	ATA Sector Format	
Figure 11-5.	Timing Diagram—PIO Read Command (Class 1)	
Figure 11-6.	Timing Diagram—PIO Write Command (Class 2)	
Figure 11-7.	Timing Diagram—Non-Data Command (Class 3)	
Figure 11-8.	Flow Diagram—DMA Command Protocol	
Figure 11-9.	Timing Diagram—DMA Command (Class 4)	
Figure 11-10.	Timing Diagram—Reset Timing	
94.0 11 10.	raning Diagram 10000 raning	72





Figure 11-11.	Timing Diagram—PIO Mode	11-44
Figure 11-12.	Timing Diagram—Multiword DMA	11-45
Figure 11-13.	Timing Diagram—Initiating an Ultra DMA Data In Burst	11-46
Figure 11-14.	Timing Diagram—Sustained Ultra DMA Data In Burst	
Figure 11-15.	Timing Diagram—Host Pausing an Ultra DMA Data In Burst	
Figure 11-16.	Timing Diagram—Drive Terminating Ultra DMA Data In Burst	
Figure 11-17.	Timing Diagram—Host Terminating Ultra DMA Data In Burst	
Figure 11-18.	Timing Diagram—Initiating an Ultra DMA Data Out Burst	
Figure 11-19.	Timing Diagram—Sustained Ultra DMA Data Out Burst	
Figure 11-20.	Timing Diagram—Drive Pausing an Ultra DMA Data Out Burst	
Figure 11-21.	Timing Diagram—Host Terminating Ultra DMA Data Out Burst	11-52
Figure 11-22.	Timing Diagram—Drive Terminating Ultra DMA Data Out Burst	
Figure 12-1.	USB Focus Areas	
Figure 12-2.	Communication Channels	
Figure 12-3.	Typical List Structure	
Figure 12-4.	Interrupt ED Structure	
Figure 12-5.	Sample Interrupt Endpoint Schedule	
Figure 14-1.	Block Diagram—FEC	
Figure 15-1.	Simplified Block Diagram	
Figure 15-2.	Block Diagram—PSC	
Figure 15-3.	PSC/RS-232 Interface	
Figure 15-4.	PSC1/CODEC and PSC2/CODEC Interface	
Figure 15-5.	PSC1/AC97 and PSC2/AC97 Interface	
Figure 15-6.	Clocking Source Diagram	
Figure 15-7.	Functional Diagram—Tx and Rx	
Figure 15-8.	Timing Diagram—Transmitter	
Figure 15-9.	Timing Diagram—16-Bit CODEC Interface (Isb First)	
Figure 15-10.	Timing Diagram—8-Bit CODEC Interface (msb First)	
Figure 15-11.	Timing Diagram—AC97 Interface	
Figure 15-12.	Timing Diagram—Receiver	
Figure 15-13.	Automatic Echo	
Figure 15-14.	Local Loop-Back	
Figure 15-15.	Remote Loop-Back	
Figure 15-16.	Timing Diagram—Multidrop Mode	
Figure 15-17.	Programming Flowchart—PSC Mode (sheet 1 of 5)	
Figure 15-18.	Programming Flowchart—PSC Mode (sheet 2 of 5)	
Figure 15-19.	Programming Flowchart—PSC Mode (sheet 3 of 5)	
Figure 15-20.	Programming Flowchart—PSC Mode (sheet 4 of 5)	
Figure 15-21.	Programming Flowchart—PSC Mode (sheet 5 of 5)	
Figure 17-1.	Block Diagram—SPI	
Figure 18-1.	Block Diagram—I2C	
Figure 18-2.	Timing Diagram—Start, Address Transfer and Stop Signal	
Figure 18-3.	Timing Diagram—Data Transfer	
Figure 18-4.	Timing Diagram—Receiver Acknowledgement	
Figure 18-5.	Data Transfer, Combined Format	
Figure 18-6.	Timing Diagram—Clock Synchronization	
Figure 18-7.	Timing Diagram—Arbitration Procedure	
Figure 18-8.	Timing Diagram—SCL Period and SDA Hold Time	
Figure 18-9.	Flow Chart—M-bus Interrupt Routine	
Figure 18-10.	I2C Controller1 External Connections	
Figure 19-1.	IRDA Controller External Connections	
J		· • =





Figure 20-1.	Block Diagram—MSCAN	20-1
Figure 20-2.	The CAN System	
Figure 21-1.	Generic TLM/TAP Architecture Diagram	21-3
Figure 21-2.	Generic TAP Link Module (TLM) Diagram	21-4
Figure 21-3.	Generic Slave TAP	21-5
Figure 21-4.	State Diagram—TAP Controller	21-7
Figure 21-5.	Harpo Core JTAG/COP Serial Interface	21-9
Figure 21-6.	COP Connector Diagram	
Figure A-1.	Timing Diagram—SYS_XTAL_IN	A-2
Figure A-2.	Timing Diagram—DDR SDRAM Memory Read Timing	A-3
Figure A-3.	Timing Diagram—Standard SDRAM Memory Write Timing	A-4
Figure A-4.	Timing Diagram—Standard SDRAM Memory Write Timing	A-5
Figure A-5.	PCI Timing Diagram—Basic Read/Write	A-6
Figure A-6.	Timing Diagram—Chip Select Access (non-MUXed)	A-8
Figure A-7.	Timing Diagram—Chip Select Access (non-MUXed)	A-9
Figure A-8.	Timing Diagram—Chip Select Access (non-MUXed)	A-10
Figure A-9.	Timing Diagram—Chip Select Access (MUXed, 1:1)	A-11
Figure A-10.	Timing Diagram—Chip Select (MUXed, 2:1 Phase A)	A-13
Figure A-11.	Timing Diagram—Chip Select (MUXed, 2:1 Phase B)	A-15
Figure A-12.	Ethernet Timing Diagram—Interrupt Events Tx Example	A-18
Figure A-13.	Ethernet Timing Diagram—Interrupt Events Rx Example	
Figure A-14.	Ethernet Timing Diagram—MII Rx Signal	A-19
Figure A-15.	Ethernet Timing Diagram—MII Tx Signal	A-20
Figure A-16.	Ethernet Timing Diagram—MII Tx Signal	A-20
Figure A-17.	Ethernet Timing Diagram—MII Async	A-21
Figure A-18.	Ethernet Timing Diagram—MII Serial Management	A-21
Figure A-19.	IR Timing Diagram—SIP Waveform	A-22
Figure A-20.	IrDA Timing Diagram—Low-Speed Data Format	A-22
Figure A-21.	IrDA Timing Diagram—Middle-Speed Data Format	A-22
Figure A-22.	IrDA Timing Diagram—High-Speed Data Format	A-22
Figure A-23.	Timing Diagram—JTAG Clock Input	A-23
Figure A-24.	Timing Diagram—JTAG TRST	
Figure A-25.	Timing Diagram—JTAG Boundary Scan	A-23
Figure A-26.	Timing Diagram—Test Access Port	
Figure A-27.	Timing Diagram—USB	
Figure A-28.	Timing Diagram—SPI Master (CPHA=0)	
Figure A-29.	Timing Diagram—SPI Master (CPHA=1)	
Figure A-30.	Timing Diagram—SPI Slave (CPHA=0)	
Figure A-31.	Timing Diagram—I2C Input/Output	
Figure A-32.	Timing Diagram—CAN	
Figure A-33.	Timing Diagram—8- and 16-bit CODEC Mode	
Figure A-34.	Timing Diagram—AC97 Mode	
Figure A-35.	Timing Diagram—General-Purpose I/O	
Figure B-1.	Case Diagram—272-Pin PBGA	B-2









LIST OF TABLES

Table 2-1.	Signals by Ball/Pin	2-5
Table 2-2.	Signals by Signal Name	
Table 2-3.	Functional Signal List with Pin/Pad Count	
Table 3-1.	Internal Register Memory Map	
Table 3-2.	MGT5100 Memory Map	
Table 3-3.	Module Base Address (0x0000)—IPBAR	
Table 3-4.	CS Start Address (0004–002C)—CS0STR-CS5STR	3-4
Table 3-5.	CS Stop Address (0008–0030)—CS0SPR-CS5SPR	
Table 3-6.	SDRAM Start Address (0034)—SDRAMSTR	
Table 3-7.	SDRAM Stop Address (0038)—SDRAMSPR	
Table 3-8.	Address Enable Control (0054)—ADDECR	
Table 3-9.	Overview—PCI XLB Configuration Registers	3-7
Table 3-10.	SmartComm DMA Registers	
Table 3-11.	PSC Memory Mapping	
Table 3-12.	IrDA Memory Mapping	
Table 3-13.	SPI Memory Mapping	
Table 4-1.	Module Specific Reset Signals	
Table 4-2.	POR Configuration Word Source Pins	
Table 5-1.	Clock Distribution Module	
Table 5-2.	G2 Frequencies vs xlb_clk Frequencies	
Table 5-3.	G2 APLL Configuration Options	
Table 5-4.	SDRAM Memory Controller Clock Domain	
Table 5-5.	Available System Clock Frequencies with 33MHz Input	
Table 5-6.	Available System Clock Frequencies with 27MHz Input	
Table 5-7.	MGT5100 Low-Power Modes	
Table 5-8.	CDM JTAG ID Number (0200)—JTAGID: 01C5301D hex	
Table 5-9.	CDM Power ON Reset Configuration (0204)—PORCFG	
Table 5-10.	CDM Bread Crumb (0208)—BC	
Table 5-11.	CDM Configuration (020C)—CFG	
Table 5-12.	CDM 48MHz Fractional Divider Configuration (0210)—FDCFG	
Table 5-13.	CDM Clock Enable (0214)—CLKEN	
Table 5-14.	CDM System Oscillator Configuration (0218)—OSCCFG	
Table 5-15.	CDM Clock Control Sequencer Configuration (021C)—CCSCFG	
Table 5-16.	CDM Soft Reset (0220)—SFTRST	
Table 5-17.	CDM System PLL Status (0224)—PLLSTA (33–27MHz)	5-25
Table 6-1.	Arbiter Revision (0080)—ARR	
Table 6-2.	Arbiter Base Address (0084)—ABAR	
Table 6-3.	High Order and Significant Bits	
Table 6-4.	Arbiter Device Size (0088)—ADSR	6-3
Table 6-5.	Arbiter Header Format ID (008C)—AHFIDR	6-4
Table 6-6.	Arbiter Configuration (00C0)—ACFG	
Table 6-7.	Arbiter Version (00C4)—VER	
Table 6-8.	Arbiter Status (00C8)—STA	
Table 6-9.	Arbiter Interrupt Enable (00CC)—INTEN	
Table 6-10.	Arbiter Address Capture (00D0)—ADRCAP	6-7
Table 6-11.	Arbiter Bus Signal Capture (00D4)—SIGCAP	
Table 6-12.	Arbiter Address Tenure Time-Out (00D8)—ADRTO	
Table 6-13.	Arbiter Data Tenure Time-Out (00DC)—DATTO	





Table 6-14.	Arbiter Bus Activity Time-Out (00E0)—BUSTO	6-10
Table 6-15.	Arbiter Master Priority Enable (00E4)—PRIEN	6-10
Table 6-16.	Disabled Master Priority	6-11
Table 6-17.	Arbiter Master Priority (00E8)—PRI	6-11
Table 6-18.	Arbiter Base Address (00EC)—BAR	
Table 6-19.	High Order and Significant Bits	6-13
Table 6-20.	Reserved Registers (00F0–00FC)	6-13
Table 7-1.	Interrupt Sources	
Table 7-2.	System Management Interrupt Pin Interrupts	7-2
Table 7-3.	Core Interrupt Pins Summary	7-3
Table 7-4.	Peripheral Interrupt Mask (0500)—Register 0	7-5
Table 7-5.	Peripheral Priority and HI/LO Select 1 (0504)—Register 1	7-6
Table 7-6.	Peripheral Priority and HI/LO Select 2 (0508)—Register 2	7-7
Table 7-7.	Peripheral Priority and HI/LO Select 3 (050C)—Register 3	7-8
Table 7-8.	External Enable and External Types (0510)—Register 4	7-8
Table 7-9.	Critical Priority and Main Interrupt Mask (0514)—Register 5	7-10
Table 7-10.	Main Interrupt Priority and INT/SMI Select 1 (0518)—Register 6	7-11
Table 7-11.	Main Interrupt Priority and INT/SMI Select 2 (051C)—Register 7	7-12
Table 7-12.	PerStat, MainStat, CritStat Encoded (0524)—Register 9	
Table 7-13.	Critical Interrupt Status All (0528)—Register A	
Table 7-14.	Main Interrupt Status All (052C)—Register B	
Table 7-15.	Peripheral Interrupt Status All (0530)—Register C	7-17
Table 7-16.	Peripheral Interrupt Status All (0538)—Register E	
Table 7-17.	GPIO Pin List	7-20
Table 7-18.	GPIO Standard Register Types—MBAR+0x0B00	7-26
Table 7-19.	Port Configuration Register (0B00)—GPIOPCR	7-28
Table 7-20.	Simple GPIO Enables (0B04)—GPIOSEN	7-30
Table 7-21.	Simple GPIO Open Drain Type (0B08)—GPIOSOD	
Table 7-22.	Simple GPIO Data Direction (0B0C)—GPIOSDD	7-32
Table 7-23.	Simple GPIO Data Output Values (0B10)—GPIOSDO	
Table 7-24.	Simple GPIO Data Input Values (0B14)—GPIOSDI	7-35
Table 7-25.	GPIO Output-Only Enables (0B18)—GPIOOE	
Table 7-26.	GPIO Output-Only Data Value Out (0B1C)—GPIOODO	
Table 7-27.	GPIO Simple Interrupt Enables (0B20)—GPIOSIE	7-38
Table 7-28.	GPIO Simple Interrupt Open-Drain Emulation (0B24)—GPIOSIOD	
Table 7-29.	GPIO Simple Interrupt Data Direction (0B28)—GPIOSIDD	
Table 7-30.	GPIO Simple Interrupt Data Value Out (0B2C)—GPIOSIDO	7-40
Table 7-31.	GPIO Simple Interrupt Interrupt Enable (0B30)—GPIOSIIE	7-41
Table 7-32.	GPIO Simple Interrupt Interrupt Types (0B34)—GPIOSIIT	7-41
Table 7-33.	GPIO Simple Interrupt Master Enable (0B38)—GPIOSIME	7-42
Table 7-34.	GPIO Simple Interrupt Status (0B3C)—GPIOSIST	
Table 7-35.	WakeUp GPIO Register Types—MBAR+0C00	7-44
Table 7-36.	WakeUp GPIO Enables (0C00)—GPIOWE	
Table 7-37.	WakeUp GPIO Open Drain Emulation (0C04)—GPIOWOD	
Table 7-38.	WakeUp GPIO Data Direction (0C08)—GPIOWDD	
Table 7-39.	WakeUp GPIO Data Value Out (0C0C)—GPIOWDO	
Table 7-40.	WakeUp GPIO Interrupt Enable (0C10)—GPIOWUE	7-47
Table 7-41.	WakeUp GPIO Individual Interrupt Enable (0C14)—GPIOWIE	7-47
Table 7-42.	WakeUp GPIO Interrupt Types (0C18)—GPIOWT	
Table 7-43.	WakeUp GPIO Master Controls (0C1C)—GPIOWME	
Table 7-44.	WakeUp GPIO Data Input Values (0C20)—GPIOWI	7-49





Table 7-45.	WakeUp GPIO Status Register (0C24)—GPIOSR	7-50
Table 7-46.	GPT[0-7] Enable and Mode Select (0600-0670)—Register 0	7-53
Table 7-47.	GPT[0-7] Counter Input (0604-0674)—Register 1	7-55
Table 7-48.	GPT[0-7] PWM Configuration (0608–0678)—Register 2	7-56
Table 7-49.	GPT[0-7] Status (060C-067C)—Register 3	
Table 7-50.	SLT[0,1] Terminal Count (0700,0710)—Register 0	
Table 7-51.	SLT[0,1] Control (0704, 0714)—Register 1	
Table 7-52.	SLT[0,1] Count (0708, 0718)—Register 2	
Table 7-53.	SLT[0,1] Status (070C, 071C)—Register 6	
Table 7-54.	Real-Time Clock Signals	
Table 7-55.	IP Bus Register Types—MBAR+0x0800	
Table 7-56.	RTC Time Set (0800)—Reg 0	
Table 7-57.	RTC Date Set (x004)—Reg 1	
Table 7-58.	RTC New Year and Stopwatch (0808)—Reg 2	
Table 7-59.	RTC Alarm and Interrupt Enable (080C)—Reg 3	
Table 7-60.	RTC Current Time (0810)—Reg 4	
Table 7-61.	RTC Current Date (0814)—Reg 5	
Table 7-62.	RTC Alarm and Stopwatch Interrupt (0818)—Reg 6	
Table 7-63.	RTC Periodic Interrupt and Bus Error (081C)—Reg 7	
Table 7-05.	Real-Time Clock Signals	
Table 8-1.	Example SDRAM Module Configurations	
Table 8-3.	Mode (0100)—Register0	
Table 8-3.	Control (0104)—Register1	
	` ,	
Table 8-5.	Configuration (0108)—Register2.	
Table 8-6.	Configuration (010C)—Register3	
Table 8-7.	Chip Select (0110)—XLB_SEL	
Table 9-1.	BOOTROM_TYPE (RST_CONFIG) Settings	
Table 9-2.	BOOTROM_SPEED (RST_CONFIG) Settings	
Table 9-3.	LocalPlus External Signals	
Table 9-4.	CS Boot ROM, (0300)—Register 0	
Table 9-5.	CS Configuration (0304–0314)—Registers 1–5	
Table 9-6.	CS Control (0318)—Register 6	
Table 9-7.	CS Status (031C)—Register 7	
Table 10-1.	PCI External Signals	
Table 10-2.	PCI Header: Device ID/Vendor ID (0D00)—Reg 0	
Table 10-3.	PCI Header: Status/Command (0D04)—Reg 1	
Table 10-4.	PCI Header: Class Code/Revision (0D08)—Reg 2	
Table 10-5.	PCI Header: BIST/Type/Latency/Cache (0D0C)—Reg 3	
Table 10-6.	PCI Header: BAR0 (0D10)—Reg 4	
Table 10-7.	PCI Header: BAR1 (0D14)—Reg 5	
Table 10-8.	PCI Header: Max Lat/Min Grant/Interrupt (0D3C)—Reg 15	
Table 10-9.	PCI Interrupt Enable (0D60)—Custom Reg 24	
Table 10-10.	PCI Status (0D64)—Custom Reg 25	
Table 10-11.	PCI Control (0D68)—Custom Reg 26	
Table 10-12.	PCI Mask/Value Read (0D6C)—Custom Reg 27	10-16
Table 10-13.	PCI Mask/Value Write (0D70)—Custom Reg 28	10-17
Table 10-14.	PCI Subwindow 1 (0D74)—Custom Reg 29	
Table 10-15.	PCI Subwindow 2 (0D78)—Custom Reg 30	10-18
Table 10-16.	PCI Window Command/Control (0D7C)—Custom Reg 31	10-18
Table 10-17.	PCI Tx Packet Size (3800)—Register 0	
Table 10-18.	PCI Tx Start Address (3804)—Register 1	



Table 10-19.	PCI Tx Transaction Control (3809)—Register 2	. 10-22
Table 10-20.	PCI Tx Enables (380C)—Register 3	
Table 10-21.	PCI Tx Next Address (3810)—Register 4	
Table 10-22.	PCI Tx Last Word (3814)—Register 5	. 10-25
Table 10-23.	PCI Tx Done Counts (3818)—Register 6	
Table 10-24.	PCI Tx Status Bits (381C)—Register 7	
Table 10-25.	PCI Tx FIFO Data (3840)—Register 10	
Table 10-26.	PCI Tx FIFO Status (3844)—Register 11	
Table 10-27.	PCI Tx FIFO Control (3848)—Register 12	
Table 10-28.	PCI Tx Alarm (384E)—Register 13	
Table 10-29.	PCI Tx Read Pointer (3852)—Register 14	
Table 10-30.	PCI Tx Write Pointer (3856)—Register 15	
Table 10-31.	PCI Rx Packet Size (3880)—Register 0	
Table 10-32.	PCI Rx Start Address (3884)—Register 1	
Table 10-33.	PCI Rx Transaction Command (3888)—Register 2	
Table 10-34.	PCI Rx Enables (388C)—Register 3	
Table 10-35.	PCI Rx Next Address (3890)—Register 4	
Table 10-36.	PCI Rx Done Counts (3898)—Register 6	
Table 10-37.	PCI Rx Status Bits (389C)—Register 7	
Table 10-38.	PCI Rx FIFO Data (38C0)—Register 16	
Table 10-39.	PCI Rx FIFO Status (38C4)—Register 17	
Table 10-40.	PCI Rx FIFO Control (38C8)—Register 18	
Table 10-41.	PCI Rx Alarm (38CC)—Register 19	
Table 10-42.	PCI Rx Read Pointer (38D0)—Register 20	
Table 10-43.	PCI Rx Write Pointer (38D4)—Register 21	
Table 11-1.	ATA Host Configuration (3A00)—HCFG	
Table 11-2.	ATA Host Status (3A04)—HSR	
Table 11-3.	ATA PIO Timing 1 (3A08)—PIO1	
Table 11-4.	ATA PIO Timing 2 (3A0C)—PIO2	
Table 11-5.	ATA Multiword DMA Timing 1 (3A10)—DMA1	
Table 11-6.	ATA Multiword DMA Timing 2 (3A14)—DMA2	
Table 11-7.	ATA Ultra DMA Timing 1 (3A18)—UDMA1	
Table 11-8.	ATA Ultra DMA Timing 2 (3A1C)—UDMA2	
Table 11-9.	ATA Ultra DMA Timing 3 (3A20)—UDMA3	
	ATA Ultra DMA Timing 4 (3A24)—UDMA4	
Table 11-11.	ATA Ultra DMA Timing 5 (3A28)—UDMA5	11-9
Table 11-12.	ATA Rx/Tx FIFO Data Word (3A3C)—RTFDWR	
Table 11-13.	ATA Rx/Tx FIFO Status (3A40)—RTFSR	. 11-10
Table 11-14.	ATA Rx/Tx FIFO Control (3A44)—RTFCR	
Table 11-15.	ATA Rx/Tx Alarm (3A48)—RTFAR	
Table 11-16.	ATA Rx/Tx FIFO Read Pointer (3A4C)—RTFRPR	. 11-12
Table 11-17.	ATA Rx/Tx FIFO Write Pointer (3A50)—RTFWPR	
Table 11-18.	ATA Drive Device Control (3A5C)—DCTR	. 11-14
Table 11-19.	ATA Drive Alternate Status (3A5C)—DASR	
Table 11-20.	ATA Drive Data (3A60)—DDR	
Table 11-21.	ATA Drive Features (3A64)—DFR	
Table 11-22.	ATA Drive Error (3A64)—DER	. 11-16
Table 11-23.	ATA Drive Sector Count (3A68)—DSCR	. 11-16
Table 11-24.	ATA Drive Sector Number (3A6C)—DSNR	
Table 11-25.	ATA Drive Cylinder Low (3A70)—DCLR	
Table 11-26.	ATA Drive Cylinder High (3A74)—DCHR	





Table 11-27.	ATA Drive Device/Head (3A78)—DDHR	11-18
Table 11-28.	ATA Drive Command (3A7C)—DCR	11-19
Table 11-29.	ATA Drive Device Status (3A80)—DSR	11-20
Table 11-30.	PIO Timing Requirements	11-23
Table 11-31.	Multiword DMA Timing Requirements	11-24
Table 11-32.	MGT5100 External Signals	
Table 11-33.	ATA Controller External Connections	
Table 11-34.	ATA Standards	
Table 11-35.	ATA Physical Level Modes	
Table 11-36.	ATA Register Address/Chip Select Decoding	
Table 11-37.	DMA Command Parameters	
Table 11-38.	Redefinition of Signal Lines for Ultra DMA Protocol	
Table 11-39.	Reset Timing Characteristics	
Table 11-40.	DC Electrical Characteristics	
Table 11-41.	AC Electrical Specifications	
Table 11-41.	PIO Mode Timing Specifications	
Table 11-42.	Multiword DMA Timing Specifications	
Table 11-43.	Ultra DMA Timing Specification	
	HC Revision Register (1000)—HcRevision	
Table 12-1.		
Table 12-2.	HC Control Register (1004)—HcControl	
Table 12-3.	HC Command Status Register (1008)—HcCommandStatus	
Table 12-4.	HC Interrupt Status Register (100C)—HcInterruptStatus	
Table 12-5.	HC Interrupt Enable Register (1010)—HcInterruptEnable	
Table 12-6.	HC Interrupt Disable Register (1014)—HcInterruptDisable	
Table 12-7.	HC Communication Register (1018)—HcHCCA	
Table 12-8.	HC Period Current ED Register (101C)—HcPeriodCurrentED	
Table 12-9.	HC Control Head ED Register (1020)—HcControlHeadED	
Table 12-10.	HC Control Current ED Register (1024) HcControlCurrentED	
Table 12-11.	HC First Bulk Head List ED Register (1028)—HcBulkHeadED	
Table 12-12.	HC Bulk List Current ED Register (102C)—HcBulkCurrentED	
Table 12-13.	HC Last Completed Transfer Register (1030)—HcDoneHead	12-18
Table 12-14.	HC Frame Interval Register (1034)—HcFmInterval	
Table 12-15.	HC Frame Bit-time Remaining Register (1038)—HcFmRemaining	12-20
Table 12-16.	HC Timing Reference Register (103C)—HcFmNumber	12-20
Table 12-17.	HC Start Processing Periodic List Register (1040)—HcPeriodicStart	12-21
Table 12-18.	HC Commit Transfer Register (1044)—HcLSThreshold	12-21
Table 12-19.	HC Root Hub Descriptor A Register (1048)—HcRhDescriptorA	12-23
Table 12-20.	HC Root Hub Descriptor B Register (104C)—HcRhDescriptorB	
Table 12-21.	HC Root Hub Status Register (1050)—HcRhStatus	
Table 12-22.	HC RH Port Status Register (1054)—HcRhPortStatus[1:NDP]	
Table 13-1.	Task Bar (1200)—taskBar	
Table 13-2.	Current Pointer (1204)—currentPointer	13-4
Table 13-3.	End Pointer (1208)—endPointer	
Table 13-4.	Variable Pointer (120C)—variablePointer	
Table 13-5.	Interrupt Vector, PTD Control (1210)—IntVect1/2, PtdCntrl	
Table 13-6.	Interrupt Pending (1214)—IntPend	
Table 13-7.	Interrupt Mask (1218)—IntMask	
Table 13-7.	Task Control (121C)—TCR0, TCR1	
Table 13-6.	Task Control (1220)—TCR0, TCR1	
	Task Control (1224)—TCR2, TCR3	
Table 13-10.	Took Control (1224)—TCR4, TCR3	۱۵-۱
Table 13-11.	Task Control (1200)—TCR6, TCR7	13-8





Table 13-12.	Task Control (122C)—TCR8, TCR9	13-8
Table 13-13.	Task Control (1200)—TCRA, TCRB	13-9
Table 13-14.	Task Control (1234)—TCRC, TCRD	13-9
Table 13-15.	Task Control (1238)—TCRE, TCRF	13-9
Table 13-16.	Initiator Priority (123C)—IPR0–3	. 13-10
Table 13-17.	Initiator Priority (1240)—IPR4–7	. 13-10
Table 13-18.	Initiator Priority (1244)—IPR8–11	
Table 13-19.	Initiator Priority (1248)—IPR12–15	
Table 13-20.	Initiator Priority (124C)—IPR16–19	. 13-12
Table 13-21.	Initiator Priority (1250)—IPR20–23	
Table 13-22.	Initiator Priority (1254)—IPR24–27	
Table 13-23.	Initiator Priority (1258)—IPR28–31	
Table 13-24.	Reserved Register 1 (125C)—res1	
Table 13-25.	Reserved Register 2 (1260)—res2	
Table 13-26.	Reserved Register 3 (1264)—res 3	
Table 13-27.	Reserved Register 4 (1268)—res4	
Table 13-28.	Reserved Register 5 (126C)—res5	
Table 13-29.	Debug Module Comparator 1 (1270)—Value1	
Table 13-30.	Debug Module Comparator 2 (1274)—Value2	
Table 13-31.	Debug Modulator Control (1278)—Control	
Table 13-32.	Debug Module Status (127C)—Status	
Table 13-33.	SCTMR Register/Address—MBAR+0x0400	
Table 13-34.	Receive BD Register (04xx)	
Table 13-35.	Transmit BD Register (04xx)	
Table 13-36.	Parameter Area	
Table 14-1.	Signal Properties	
Table 14-2.	MII: Valid Encoding of TxD, Tx_EN and Tx_ER	
Table 14-3.	MII: Valid Encoding of RxD, Rx_ER and Rx_DV	
Table 14-4.	MMI Format Definitions	
Table 14-5.	MII Management Register Set	
Table 14-6.	Module Memory Map	14-9
Table 14-7.	MIB Counters	
Table 14-8.	FEC ID Register (3000)—FEC_ID	. 14-12
Table 14-9.	Interrupt Event Register (3004)—IEVENT	
Table 14-10.	Interrupt Enable Register (3008)—IMASK	
Table 14-11.	Ethernet Control Register (3024)—ECNTRL	
Table 14-12.	MII Management Frame Register (3040)—MII_DATA	. 14-17
Table 14-13.	MII Speed Control Register (3044)—MII_SPEED	
Table 14-14.	Programming Examples for MII_SPEED Register	. 14-19
Table 14-15.	MIB Control Register (3064)—MIB_CONTROL	
Table 14-16.	Receive Control Register (3084)—R_CNTRL	
Table 14-17.	Hash Register (3088)—R_HASH	
Table 14-18.	Rx Destination Address Low Register (309C)—R_DA_LOW	
Table 14-19.	Rx Destination Address High Register (30A0)—R_DA_HIGH	
Table 14-20.	Tx Control Register (30C4)—X_CNTRL	
Table 14-21.	Tx Status Register (30D0)—XMIT.X_STATUS	
Table 14-22.	Physical Address Low Register (30E4)—PADDR1	
Table 14-23.	Physical Address High Register (30E8)—PADDR2	
Table 14-24.	Opcode/Pause Duration Register (30EC)—OP_PAUSE	
Table 14-25.	Descriptor Individual Address 1 Register (3118)—IADDR1	. 14-27
Table 14-26.	Descriptor Individual Address 2 Register (311C)—IADDR2	. 14-28





Table 14-27.	Descriptor Group Address 1 Register (3120)—GADDR1	. 14-28
Table 14-28.	Descriptor Group Address 2 Register (3124)—GADDR2	. 14-29
Table 14-29.	Tx FIFO Watermark Register (3144)—X_WMRK	. 14-29
Table 14-30.	ETHER_EN De-Assertion Affect on FEC	. 14-30
Table 14-31.	User Initialization (Before ETHER_EN)	
Table 14-32.	Microcontroller Initialization (FEC)	
Table 14-33.	Reset Summary	
Table 14-34.	Interrupt Summary	
Table 15-1.	UART Mode 1 (2000, 2400, 2800)—MR1_[1, 2, 3]	
Table 15-2.	Other Modes (2000, 2400, 2800)—MR1_[1, 2, 3]	
Table 15-3.	Parity Mode/Parity Type Definitions	
Table 15-4.	UART Mode 2 (2000, 2400, 2800)—MR2_[1, 2, 3]	
Table 15-5.	Other Modes (2000, 2400, 2800)—MR2_[1, 2, 3]	
Table 15-6.	Stop-Bit Lengths	
Table 15-7.	UART Mode (2004, 2404, 2804)—SR[1, 2, 3]	
Table 15-8.	Modem Status (2004, 2404, 2804)—SR[1, 2, 3]	
Table 15-9.	UART Mode (2004, 2404, 2804)—CSR[1, 2, 3]	
Table 15-10.	Other Modes (2004, 2404, 2804)—CSR[1, 2, 3]	
Table 15-11.	All Modes (2008, 2408, 2808)—CR[1, 2, 3]	15-12
Table 15-11.	UART/Modem8 Rx Buffers (200C, 240C, 280C)—RB[1, 2, 3]	
Table 15-12.	Modem16 Rx Buffers (200C, 240C, 280C)—RB[1,2,3]	
Table 15-13.	AC97 Rx Buffers (200C, 240C)—RB[1, 2]	
Table 15-14.	UART/Modem8 Tx Buffers (200C, 240C)—RB[1,2]TB[1,2,3]	
Table 15-16.	Modem 16 Tx Buffers (200C, 240C, 280C)—TB[1, 2, 3]	. 15-15
Table 15-17.	AC97 Tx Buffers (200C, 240C)—TB[1, 2]	
Table 15-18.	Input Port UART Change (2010, 2810, 2410)—IPCR[1, 3, 2]	
Table 15-19.	Modem Mode (2010, 2810, 2410)—IPCR[1, 3, 2]	
Table 15-20.	All Modes (2010, 2410, 2810)—ACR[1, 2, 3]	
Table 15-21.	UART Mode (2014, 2414, 2814)—ISR[1, 2, 3]	
Table 15-22.	Modem Mode (2014, 2414, 2814)—ISR[1, 2, 3]	
Table 15-23.	Interrupt UART (2014, 2414, 2814)—IMR[1, 2, 3]	
Table 15-24.	Modem Mode (2014, 2414, 2814)—IMR[1, 2, 3]	
Table 15-25.	Counter Timer UART (2018, 2418, 2818)—CTUR[1, 2, 3]	
Table 15-26.	Other Modes (2018, 2418, 2818)—CTUR[1, 2, 3]	
Table 15-27.	Counter Timer UART (201C, 241C, 281C)—CTLR[1, 2, 3]	
Table 15-28.	Other Modes (201C, 241C, 281C)—CTLR[1, 2, 3]	
Table 15-29.	Interrupt Vector (2030, 2430, 2830)—IVR[1, 2, 3]	
Table 15-30.	Input UART (2034, 2434, 2834)—IP[1, 2, 3]	. 15-21
Table 15-31.	Input Modem8/16 Mode (2034, 2434, 2834)—IP[1, 2, 3]	. 15-21
Table 15-32.	Input AC97 Mode (2034, 2434)—IP[1, 2]	. 15-21
Table 15-33.	UART/Modem8/16 Set (2038, 2438, 2838)—OP1_[1, 2, 3]	
Table 15-34.	AC97 Mode (2038, 2438)—OP1_[1, 2]	. 15-22
Table 15-35.	UART/Modem8/16 Reset (203C, 243C, 284C)—OP0_[1, 2, 3]	. 15-22
Table 15-36.	AC97Bit Reset (203C, 243C)—OP0_[1, 2]	
Table 15-37.	SCC/IrDA UART Mode (2040, 2440, 2840)—SICR[1, 2, 3]	
Table 15-38.	Modem8/16 Mode (2040, 2440, 2840)—SICR[1, 2, 3]	
Table 15-39.	AC97 Mode(2040, 2440, 2840)—SICR[1, 2]	
Table 15-40.	Rx FIFO Number of Data (2058, 2458, 2858)—RFNUM[1, 2, 3]	
Table 15-41.	Tx FIFO Number of Data (205C, 245C, 285C)—TFNUM[1, 2, 3]	. 15-24
Table 15-42.	Rx FIFO Status (2064, 2464, 2864)—RFSTAT[1, 2, 3]	. 15-25
Table 15-43.	Rx FIFO Control (2068, 2468, 2868)—RFCNTL[1, 2, 3]	. 15-25



Table 15-44.	Rx FIFO Alarm (206E, 246E, 286E)—RFALARM[1, 2, 3]	15-26
Table 15-45.	Rx FIFO Read Pointer (2072, 2472, 2872)—RFRPTR[1, 2, 3]	
Table 15-46.	Rx FIFO Write Pointer (2076, 2476, 2876)—RFWPTR[1, 2, 3]	15-26
Table 15-47.	Rx FIFO Last Read Frame PTR (207A, 247A, 287A)—RFLRFPTR[1, 2, 3].	
Table 15-48.	Rx FIFO Last Write Frame PTR (207C, 247C, 287C)—RFLWFPTR[1, 2, 3]	
Table 15-49.	Tx FIFO Status (2084, 2484, 2884)—TFSTAT[1, 2, 3]	15-27
Table 15-50.	Tx FIFO Control (2088, 2488, 2888)—TFCNTL[1, 2, 3]	
Table 15-51.	Tx FIFO Alarm (208E, 248E, 288E)—TFALARM[1, 2, 3]	
Table 15-52.	Tx FIFO Read Pointer (2092, 2492, 2892)—TFRPTR[1, 2, 3]	
Table 15-53.	Tx FIFO Write Pointer (2096, 2496, 2896)—TFWPTR[1, 2, 3]	
Table 15-54.	Tx FIFO Last Read Frame PTR (209A, 249A, 289A)—TFLRFPTR[1, 2, 3]	
Table 15-55.	Tx FIFO Last Write Frame PTR (209C, 249C, 289C)—TFLWFPTR[1, 2, 3].	
Table 15-56.	PSC Module Signals	
Table 15-57.	PSC Module Initialization Sequence	
Table 16-1.	SIR Mode 1 (2C00)—MR1	16-2
Table 16-2.	MIR/FIR Modes (2C00)—MR1	
Table 16-3.	Parity Mode/Parity Type Definitions	
Table 16-4.	SIR Mode 2 (2C00)—MR2	
Table 16-5.	MIR/FIR Modes (2C00)—MR2	
Table 16-6.	Stop-Bit Lengths	
Table 16-7.	SIR Status (2C04)—SR	
Table 16-8.	MIR/FIR Status (2C04)—SR	
Table 16-9.	SIR Mode (2C04)—CSR	
Table 16-10.	Other Modes (2C04)—CSR	
Table 16-11.	SIR/MIR/FIR Rx Buffers (2C0C)—RB	
Table 16-12.	SIR/MIR/FIR Tx Buffers (2C0C)—TB	
Table 16-13.	Input Port SIR/MIR/FIR Change (2C10)—IPCR	
Table 16-14.	Auxiliary Control (2C10)—ACR	
Table 16-15.	Interrupt SIR Status (2C14)—ISR	
Table 16-16.	Interrupt MIR/FIR Status (2C14)—ISR	
Table 16-17.	Interrupt SIR Mask (2C14)—IMR	
Table 16-18.	Interrupt MIR/FIR Mask (2C14)—IMR	
Table 16-19.	Counter Timer SIR Upper Bytes (2C18)—CTUR	
Table 16-20.	Counter Timer MIR/FIR Upper Bytes (2C18)—CTUR	
Table 16-21.	Counter Timer SIR Lower Bytes (2C1C)—CTLR	
Table 16-22.	Counter Timer MIR/FIR Lower Bytes (2C1C)—CTLR	16-13
Table 16-23.	Interrupt Vector (2C30)—IVR	
Table 16-24.	IrDA Port (2C34)—IP	
Table 16-25.	IrDA Bit Set (2C38)—OP1	
Table 16-26.	IrDA Bit Reset (2C3C)—OP0	
Table 16-27.	SCC/IrDA SIR Control (2C40)—SICR	
Table 16-28.	SCC/IrDA MIR/FIR Control (2C40)—SICR	
Table 16-29.	Infrared SIR Control 1 (2C44)—IRCR1	16-16
Table 16-30.	Infrared MIR/FIR Control 1 (2C44)—IRCR1	
Table 16-31.	Infrared SIR Control 2 (2C48)—IRCR2	
Table 16-32.	Infrared MIR/FIR Control 2 (2C48)—IRCR2	
Table 16-33.	Infrared SIR Divide (2C4C)—IRSDR	
Table 16-34.	Infrared MIR/FIR Divide (2C4C)—IRSDR	16-18
Table 16-35.	Infrared MIR Divide (2C50)—IRMDR	
Table 16-36.	Infrared MIR Other Divide (2C50)—IRMDR	
Table 16-37.	Frequency Selection in MIR Mode	





Table 16-38.	Infrared FIR Divide (2C54)—IRFDR	16-20
Table 16-39.	Infrared FIR Other Divide (2C54)—IRFDR	16-20
Table 16-40.	Frequency Selection in MIR Mode	16-20
Table 16-41.	Rx FIFO Number of Data (2C58)—RFNUM	16-21
Table 16-42.	Tx FIFO Number of Data (2C5C)—TFNUM	
Table 16-43.	Rx FIFO Status (2C64)—RFSTAT	
Table 16-44.	Rx FIFO Control (2C68)—RFCNTL	
Table 16-45.	Rx FIFO Alarm (2C6E)—RFALARM	
Table 16-46.	Rx FIFO Read Pointer (2C72)—RFRPTR	
Table 16-47.	Rx FIFO Write Pointer (2C76)—RFWPTR	
Table 16-48.	Rx FIFO Last Read Frame Pointer (2C7A)—RFLRFPTR	
Table 16-49.	Rx FIFO Last Write Frame Pointer (2C7C)—RFLWFPTR	
Table 16-50.	Tx FIFO Status (2C84)—TFSTAT	
Table 16-51.	Tx FIFO Control (2C88)—TFCNTL	
Table 16-52.	Tx FIFO Alarm (2C8E)—TFALARM	
Table 16-53.	Tx FIFO Read Pointer (2C92)—TFRPTR	
Table 16-54.	Tx FIFO Write Pointer (2C96)—TFWPTR	
Table 16-55.	Tx FIFO Last Read Frame Pointer (2C9A)—TFLRFPTR	
Table 16-56.	Tx FIFO Last Write Frame Pointer (2C9C)—TFLWFPTR	
Table 17-1.	SPI External Signal Descriptions	
Table 17-1.	SPI Control 1 (0F00)—SPICR1	
Table 17-3.	SS Input/Output Selection	
Table 17-4.	SPI Control 2 (0F01)—SPICR2	
Table 17-5.	Bidirectional Pin Configurations	
Table 17-6.	SPI Baud Rate (0F04)—SPIBR	
Table 17-7.	SPI Baud Rate Selection—40MHz Module Clock	
Table 17-7.	SPI Status (0F05)—SPISR	
Table 17-9.	SPI Data (0F09)—SPIDR	
Table 17-3.	SPI Port Reduced Drive/Pull-up Select (0F0C)—SPIPURD	
Table 17-11.	SPI Port Data (0F0D)—SPIPORT	
Table 17-11.	SPI Data Direction (0F90)—SPIDDR	
Table 17-12.	I2C Terminology	
Table 18-1.	I2C Address (3D00, 3D40)—I2C[1,2]	
Table 18-3.	I2C Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2]	
Table 18-4.	I2C Tap and Prescale Values	
Table 18-5.	I2C Control Register 2 (3D08, 3D48)—I2C[1,2]	
Table 18-6.	I2C Status Register 3 (3D0C, 3D4C)—I2C[1,2]	
Table 18-7.	I2C Data I/O Register 4 (3D10, 3D50)—I2C[1,2]	
Table 18-8.	I2C Interrupt Control Register 8 (3D20)	
Table 18-9.	I2C External Signals	
Table 18-9.	Infrared Interface Port External Signals	
Table 19-1.	IR Enable Control Register 0 (0E00)	
Table 19-2.	IR Data Stream Control Register 1 (0E04)	
Table 19-3.	• , ,	
Table 19-4.	IR Data Stream Format Register 2 (0E08)	
	IR Data Stream Format Register 3 (0E0C)IR Data Stream Format Register 4 (0E10)	
Table 19-6.	· · · · · · · · · · · · · · · · · · ·	
Table 19-7.	IR Preamble Register 5 (0E14)	
Table 19-8.	IR Status Register 6 (0E18)	19-8
Table 19-9.	IR Dataword Transmitted Register 7 (0E1C)	
Table 19-10.	Remote IR Enable Control Register 0 (0Exx)	
Table 19-11.	Remote IR Data Stream Control Register 1 (0Exx)	19-12



Table 19-12.	Remote IR Data Stream Format Register 2 (0Exx)	19-13
Table 19-13.	Remote IR Data Stream Format Register 3 (0Exx)	19-14
Table 19-14.	Remote IR Data Stream Format Register 4 (0Exx)	19-14
Table 19-15.	Remote IR Data Compare/Mask Register 5 (0Exx)	19-15
Table 19-16.	Remote IR Data Compare/Mask Register 6 (0Exx)	19-15
Table 19-17.	Remote IR Data Stream Format Register 7 (0Exx)	
Table 19-18.	Remote IR Status Register 8 (0Exx)	19-16
Table 19-19.	Remote IR Dataword Received Register 9 (0Exx)	19-17
Table 20-1.	MSCAN Control Register 0 (0900, 0980)—CAN[1,2]CTL0	20-4
Table 20-2.	MSCAN Control Register 1 (0901, 0981)—CAN[1,2]CTL1	20-5
Table 20-3.	MSCAN Bus Timing Register 0 (0904, 0984)—CAN[1,2]BTR0	20-6
Table 20-4.	Baud Rate Prescaler	20-7
Table 20-5.	MSCAN Bus Timing Register 1 (0905, 0985)—CAN[1,2]BTR1	20-7
Table 20-6.	Time Segment 1 Values	20-8
Table 20-7.	Time Segment 2 Values	20-8
Table 20-8.	MSCAN Rx Flag (0908, 0988)—CAN[1,2]RFLG	20-8
Table 20-9.	MSCAN Rx Interrupt Enable (0909, 0989)—CAN[1,2]RIER	20-10
Table 20-10.	MSCAN Tx Flag (090C, 098C)—CAN[1,2]TFLG	20-11
Table 20-11.	MSCAN Tx Interrupt Enable (090D, 098D)—CAN[1,2]TIER	20-12
Table 20-12.	MSCAN Tx Message Abort Request (0910, 0990)—CAN[1,2]TARQ	20-12
Table 20-13.	MSCAN Tx Message Abort Ack (0911, 0991)—CAN[1,2]TAAK	20-13
Table 20-14.	MSCAN Tx Buffer Select (0914, 0994)—CAN[1,2]BSEL	20-13
Table 20-15.	MSCAN ID Acceptance Control (0915, 0995)—CAN[1,2]IDAC	20-13
Table 20-16.	Identifier Acceptance Hit Indication	
Table 20-17.	Identifier Acceptance Mode Settings	20-14
Table 20-18.	MSCAN Rx Error (091C, 099C)—CAN[1,2]RXERR	20-14
Table 20-19.	MSCAN Tx Error (091C, 099C)—CAN[1,2]TXERR	
Table 20-20.	MSCAN ID Acceptance (0920-0935)—CAN[1,2]IDAR[1-7]	20-16
Table 20-21.	MSCAN ID Mask (0928-09BD)—CAN[1,2]IDMR[0-7]	
Table 20-22.	MSCAN Rx ID Register 0 (0940–09C0)—CAN[1,2]RXIDR0	
Table 20-23.	MSCAN Rx ID Register 1 (0941–09C1)—CAN[1,2]RXIDR1	
Table 20-24.	MSCAN Rx ID Register 0 (0940, 09C0)—CAN[1,2]RXIDR0	20-18
Table 20-25.	MSCAN Rx ID Register 1 (0941, 09C1)—CAN[1,2]RXIDR1	
Table 20-26.	MSCAN Rx ID Register 2 (0944, 09C4)—CAN[1,2]RXIDR2	20-19
Table 20-27.	MSCAN Rx ID Register 3 (0945,09C5)—CAN[1,2]RXIDR3	
Table 20-28.	MSCAN Rx Data Segment (0948-09D5)—CAN[1,2]RXDSR[0-7]	
Table 20-29.	MSCAN Rx Data Length (0958, 09D8)—CAN[1,2]RXDLR	
Table 20-30.	MSCAN Rx Time Stamp High (095C, 09DC)—CAN[1,2]RXTIMH	
Table 20-31.	MSCAN Rx Time Stamp Low (095D, 09DD)—CAN[1,2]RXTIML	
Table 20-32.	MSCAN Tx Buffer Priority (0979, 09F9)—CAN[1,2]TXTBPR	
Table 20-33.	MSCAN Tx Time Stamp High (097C, 09FC)—CAN[1,2]TXTIMH	
Table 20-34.	MSCAN Tx Time Stamp Low (097D, 09FD)—CAN[1,2]TXTIML	20-23
Table 20-35.	MSCAN Tx ID Register 0 (0960, 09E0)—CAN[1,2]TXIDR0	
Table 20-36.	MSCAN Tx ID Register 1 (0961, 09E1)—CAN[1,2]TXIDR1	
Table 20-37.	MSCAN Tx ID Register 2 (0964, 09E4)—CAN[1,2]TXIDR2	
Table 20-38.	MSCAN Tx ID Register 3 (0965, 09E5)—CAN[1,2]TXIDR3	
Table 20-39.	MSCAN Tx Data Segment (0968–09F5)—CAN[1,2]TXDSR[0-7]	
Table 20-40.	MSCAN Tx Data Length (0978, 09F8)—CAN[1,2]TXDLR	
Table 20-41.	Data Length Codes	
Table 21-1.	TLM Link-DR Instructions	
Table 21-2.	TLM Test Instruction Encoding	





Table 21-3.	Device ID Register	21-11
Table 21-4.	COP/BDM Interface Signals	21-13
Table A-1.	SYS_XTAL_IN Timing	A-2
Table A-2.	DDR SDRAM Memory Read Timing	A-3
Table A-3.	Standard SDRAM Memory Write Timing	A-4
Table A-4.	Standard SDRAM Memory Write Timing	A-5
Table 1-5.	PCI Electrical Characteristics	
Table A-6.	Chip Select Access Electrical Characteristics	A-8
Table A-7.	Chip Select Access Electrical Characteristics	
Table A-8.	Chip Select Access Electrical Characteristics	A-10
Table A-9.	CS MUXed Electrical Characteristics—1:1	A-12
Table A-10.	CS MUXed Electrical Characteristics—2:1 Phase A	A-14
Table A-11.	CS MUXed Electrical Characteristics—2:1 Phase B	A-16
Table A-12.	MII Rx Signal Timing	A-19
Table A-13.	MII Tx Signal Timing	A-20
Table A-14.	MII Tx Signal Timing	A-20
Table A-15.	MII Async Signal Timing	A-21
Table A-16.	MII Serial Management Channel Signal Timing	A-21
Table A-17.	JTAG Timing Specification	
Table A-18.	SPI Master AC Timing Specifications	A-26
Table A-19.	SPI Slave AC Timing Specifications	A-27
Table A-20.	I2C Input Timing Specifications—SCL and SDA	A-28
Table A-21.	I2C Output Timing Specifications—SCL and SDA	A-28
Table A-22.	PSC Module AC Timing Specifications	A-31
Table A-23.	General-Purpose I/O Timing Specifications	A-31
Table A-24.	Absolute Maximum Ratings1	
Table A-25.	Recommended Operating Conditions	A-32
Table A-26.	DC Electrical Specifications	
Table A-27.	Electrostatic Discharge	A-34
Table A-28.	Thermal Characteristics	
Table A-29.	Package Thermal Characteristics	A-35
Table A-30.	Power Dissipation	
Table 4-1.	Solutions or Work-Arounds	D-1









SECTION 1 INTRODUCTION

1.1 Overview

The digital communication networking and consumer markets require significant processor performance to enable operating systems and applications such as VxWorks, QNX, JAVA and soft modems. High integration is essential to reducing device and systems costs. MGT5100 is specifically designed to meet these market needs while building on the family of microprocessors that use the PowerPC architecture. For more information on the PowerPC architecture, see "The Programming Environments Manual for 32-bit Implementations of the PowerPC Architecture".

MGT5100 integrates a high performance MPC603e series G2 core with a rich set of peripheral functions focused on communications and systems integration. The G2 core design is based on the PowerPC core architecture. MGT5100 incorporates an innovative I/O subsystem, which isolates routine maintenance of peripheral functions from the embedded G2 core.

MGT5100 supports a dual external bus architecture. It has a high speed SDRAM/DDR bus interface that connects directly to the G2. In addition, it has a Peripheral Component Interconnect (PCI) compatible bus interface, which is used as a generalized interface to system level peripheral devices and debug environments.

1.1.1 Features

Key features are shown below.

- MPC603e series G2 core
 - Superscalar architecture
 - 0–300MHz static operation
 - 423 Mips at 300 MHz or 280 Mips at 200 MHz
 - 16k Instruction cache, 16k data cache
 - Double precision FPU
 - Instruction and Data MMU
 - Standard & Critical interrupt capability
- High speed SDRAM memory interface
 - 66-108MHz operation
 - SDRAM & DDR SDRAM support
 - 256-MByte addressing range
 - 32-bit data bus
 - Built-in initialization and refresh





- Flexible multi-function external bus
 - Supports PCI, ATA and SRAM interfaces
 - Version 2.2 PCI master compatibility
 - 32-bit MUXed address/data
 - 0–66MHz operation
 - Version 4 ATA compatible external interface—IDE Disk Drive connectivity
 - ROM/SRAM/Flash interface—Boot ROM, external peripheral connectivity
- SmartComm I/O subsystem
 - Intelligent virtual DMA Controller
 - Dedicated DMA channels to control peripheral reception and transmission
 - 3 Programmable Serial Controllers (PSCx)
 - UART or RS232 interface
 - External full function modem interface
 - 1200 baud POTS, V.34, V.90
 - CODEC interface for Soft Modem
 - 10/100 Ethernet MAC
 - USB Version 1.1 Master—Support for two independent USB slave ports
 - 12Mbps transfers
 - Infrared (IR) data port
 - Two IR receive ports (Standard IR and IrDA)
 - IRBlaster
 - IrDA 1.0 SIR mode to 115.2Kbps
 - IrDA 1.1 MIR and FIR modes to 4.0 Mbps
 - I²C Controller(s) to 485Kbps (with a 33MHz crystal frequency)
 - Support for two independent I²C ports
 - SPI Controller to 20Mbps
- Dual MSCAN 2.0 A/B Controller Modules
 - Motorola Scalable Controller Area Network (MSCAN) architecture
 - Implementation of version 2.0A/B CAN protocol
 - Standard and extended data frames
 - Programmable bit-rate up to 1 Mbps
- Systems level features
 - 6 programmable chip selects
 - Interrupt Controller
 - 4 external interrupt request lines supporting standard and/or critical interrupt
 - Support for all other internally generated interrupt sources
 - GPIO/Timer functions
 - 1 dedicated GPIO pin supporting WakeUp capability
 - 8 GPIO pins with timer capability supporting input capture, output compare and pulse width modulation functions
 - Up to 56 total GPIO pins (depending on functional MUXing selections) that support a variety of interrupt/WakeUp capabilities.





- Systems Protection (watch dog timer, bus monitor)
- Real-time Clock with 1 second resolution
- Power management
 - Nap, Doze, Sleep, Deep Sleep modes
 - Individual control of functional block clock sources
 - support of WakeUp from low power modes by different sources
- Test/Debug features
 - JTAG (IEEE 1149.1 test access port)
 - Common On-Chip Processor (COP) debug port
- On-board PLL and clock generation
- Software
 - VXWorks
 - Linux
 - Software Modem capable
 - JAVA

1.2 Architecture

The following areas comprise the MGT5100 system architecture:

- Embedded G2 Core
- SmartComm I/O Subsystem
- Dual Motorola Scalable (MS) Controller Area Network (CAN)
- System Level Interfaces
- SDRAM Controller and Interface
- Multi-Function External Bus
- Power Management
- Systems Debug and Test
- Physical Characteristics

MGT5100 optimizes processing power and peripheral mix for digital communication networking and consumer applications. MGT5100 is designed specifically for price sensitive consumer applications requiring high performance and integration. MGT5100 is ideal for the following applications:

- web browsing
- standard TV
- embedded Digital TV (DTV)
- single chip PC

A dynamically managed external pin multiplexing scheme minimizes overall pin count. The result is low cost packaging and board assembly costs.

Figure 1-1 shows a simplified MGT5100 block diagram. Hyperlinks are provided to the associated sections.








Figure 1-1. Simplified Block Diagram—MGT5100



MGT5100 supports a dual external bus architecture consisting of:

- 1. a Memory Controller interface bus, and
- 2. a multi-function Local bus

The Memory Controller has an SDRAM interface, which supports standard SDRAM and Dual Data Rate (DDR) SDRAM devices. The Memory Controller has a 13-bit Memory Address (MA) and a 32-bit data bus. Standard SDRAM control signals are included.

The high-speed Memory Controller SDRAM interface connects directly to the microprocessor, allowing optimized instruction and data bursting. The dedicated memory interface, coupled with on-chip 16KByte instruction and 16KByte data caches, enables performance hungry applications such as Java and soft modems. Still, plenty of processing power remains for peripheral management and system control tasks.

The Local bus allows connection of external peripheral devices, disk storage, and slower speed memory. The Local bus supports:

- PCI compliant devices
- ATA compliant devices (IDE disk drives)
- an external Boot ROM/FLASH/SRAM interface

MGT5100 integrates a high performance MPC603e series G2 core with an I/O subsystem containing an intelligent Direct Memory Access (DMA) unit. MGT5100 is capable of:

- responding to peripheral interrupts, independent of the G2 core.
- providing low level peripheral management, protocol processing, and peripheral data movement functions.

MGT5100 has an optimized peripheral mix to support today's embedded STB, TV and PC requirements. MGT5100 integrates the following:

- 6 serial channel controllers
- an infrared controller
- an ATA/IDE disk drive interface
- a programmable number of General Purpose I/Os (GPIO).

The peripheral functions indicated above are managed concurrently with SmartComm module processing. SmartComm dedicates specific DMA channels to each peripheral interface. This results in:

- incoming data being processed and efficiently organized in external memory for use by the processor.
- peripheral transmit (Tx) channels being continuously supplied with data.

A minimum of microprocessor intervention is needed.

Figure 1-2 shows an MGT5100-based system.








Figure 1-2. MGT5100-Based System

1.2.1 Embedded G2 Core

The MGT5100 embedded G2 core is derived from Motorola's MPC603e family of Reduced Instruction Set Computer (RISC) microprocessors. The G2 core is a high-performance low-power implementation of the PowerPC superscalar architecture. The MGT5100 G2 core contains:

- 16KBytes of instruction cache
- 16KBytes of data cache





Caches are 4-way set associative and use the Least Recently Used (LRU) replacement algorithm.

Four independent execution units are used:

- 1. Branch Processing Unit (BPU)
- 2. Integer Unit (IU)
- 3. Load/Store Unit (LSU)
- 4. System Register Unit (SRU)

Up to 3 instructions can be issued and retired per clock. Most instructions execute in a single cycle. The core contains an integrated Floating Point Unit (FPU) and two Memory Management Units (MMU), one for each cache. The core implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses and integer data types of 8-, 16-, and 32-bits.

Enhancements in this core version, specific to embedded consumer applications include:

- Improved interrupt latency (critical interrupt)
- New MMU with additional 8 BAT (16 total) registers and 1KByte page management

G2 core performance for SPEC95 benchmark integer operations, ranges between 4.4 and 5.1 at 200 MHz. In Dhrystone 2.1 MIPS, the G2 core is 280 MIPS at 200 MHz.

1.2.2 SmartComm I/O Subsystem

SmartComm contains an intelligent DMA unit. This unit provides a front-line interrupt control and data movement interface via a separate peripheral bus to the on-chip peripheral functions. This leaves the G2 core free for higher level activities. The concurrent operation enables a significant boost in overall systems performance.

SmartComm supports up to 16 simultaneously enabled DMA tasks from up to 32 DMA requestors. Also included is:

- a hardware logic unit
- · a hardware CRC unit

SmartComm uses internal buffers to prefetch reads and post writes. Bursting is used whenever possible. This optimizes both internal and external bus activity. SmartComm also contains:

- 4 independent baud rate generators
- 4 16-bit or 2 32-bit timers





MGT5100 has integrated communications and computer control peripheral functions as listed below. Most are managed by the SmartComm DMA Controller.

- Programmable Serial Controllers (PSCs)
- 10/100 Ethernet Controller
- Universal Serial Bus (USB)
- Infrared (IR) Support
- Inter-Integrated Circuit (I2C)
- Serial Peripheral Interface (SPI)

1.2.2.1 Programmable Serial Controllers (PSCs)

MGT5100 supports three PSCs. Each can be configured to operate in a different mode. PSCs support both synchronous and asynchronous protocols. They are used to interface to external full-function modems or external CODECs for soft modem support. Both 8-bit and 16-bit data widths are supported. PSCs can be configured to support 1200 baud POTS modem, V.34 or V.90 protocols. The standard UART interface supports connection to an external terminal/computer for debug support.

1.2.2.2 10/100 Ethernet Controller

The Ethernet Controller supports the following standard MAC-PHY interfaces:

- 100Mbps IEEE 802.3 MII
- 10Mbps IEEE 802.3 MII
- 10Mbps 7-wire interface

The controller is full duplex, supports a programmable max frame length and retransmission from the Tx FIFO following a collision.

1.2.2.3 Universal Serial Bus (USB)

The USB Controller implements the USB Host Controller/Root Hub in compliance with the USB1.1 specification. The user may choose to have either one or two USB ports on the root hub, each of which can interface to an off-chip USB transceiver. The Host Controller supports the Open Host Controller Interface (OHCI) standard.

1.2.2.4 Infrared (IR) Support

MGT5100 supports two independent infrared inputs and one output. One input can be programmed to recognize consumer IR signals from remote controls. The other input recognizes the IrDA format. The output supports IR blasting or IrDA TX operations. All three IrDA modes are supported (SIR, MIR, FIR) to 4.0Mbps. The required 48MHz clock can be generated internally or supplied externally on an input pin.





1.2.2.5 Inter-Integrated Circuit (I²C)

Both master and slave interfaces can be controlled directly by the processor or can use the DMA Controller to buffer Tx/Rx data when the I²C interrupt frequency is high.

1.2.2.6 Serial Peripheral Interface (SPI)

The SPI module allows full-duplex, synchronous, serial communication between the MGT5100 and peripheral devices. It supports master and slave mode, double-buffered operation and can operate in a polling or interrupt driven environment.

1.2.3 Dual Motorola Scalable (MS) Controller Area Network (CAN)

The CAN is an asynchronous communications protocol used in automotive and industrial control systems. It is a high speed (1Mbps), short distance, priority based protocol that runs on a variety of mediums. For example, fiber optic cable or an unshielded twisted pair.

MSCAN supports both standard and extended identifier (ID) message formats specified in BOSCH CAN protocol specification, revision 2.0, part B. Each MSCAN module contains:

- 4 receive buffers (with FIFO storage scheme)
- 3 transmit buffers
- flexible maskable identifier filters

1.2.4 System Level Interfaces

System Level Interfaces are listed below and described in the sections that follow:

- Chip Selects
- Interrupt Controller
- Timers
- General Purpose Input/Outputs (GPIO)
- Functional Pin MUXing
- Real-Time Clock (RTC)

1.2.4.1 Chip Selects

MGT5100 integrates the most common system integration interfaces and signals. There are 6 fully programmable external chip selects, which are independent of the SDRAM interface. CS0 has special features to support a Boot ROM. Two of the chip selects may be used by the IDE disk drive interface, when enabled.





1.2.4.2 Interrupt Controller

The Interrupt Controller has 4 external interrupt signals and manages both external and interrupts. All interrupt levels and priorities are programmable.

The Interrupt Controller takes advantage of the new critical interrupt feature defined by the PowerPC architecture. This allows G2 core interrupts outside operating system boundaries, for critical functions such as real-time packet processing.

1.2.4.3 Timers

MGT5100 integrates several timer functions required by most embedded systems:

- Two internal Slice timers can create short-cycle periodic interrupts.
- A WatchDog timer can interrupt the processor if not regularly serviced, catching software hang-ups.

A bus monitor monitors bus cycles and provides an interrupt if transactions take longer than a prescribed time.

1.2.4.4 General Purpose Input/Outputs (GPIO)

A total of 56 pins on the MGT5100 can be programmed as GPIOs.

- 8 pins can interrupt the processor.
- 8 pins can support a "WakeUp" capability that lets the MGT5100 be brought out of low power modes.
- 8 pins are "output only" GPIOs.

The remaining GPIO pins support a simple "set the output level" or "detect the input level" type GPIO function. Eight I/Os can be connected to one of eight general purpose timers to support input capture, output compare or pulse width modulation functions.

The number of GPIOs available in the various types depends on the peripheral functionality required. See pin descriptions and I/O port maps below for more information.

1.2.4.5 Functional Pin MUXing

Many serial/parallel port pins serve multiple functions, allowing flexibility in optimizing the system to meet a specific set of integration requirements. For example, when PSC3 interfaces to a full function external modem, 10 pins are required:

- PSC3_TXD—Transmit Data
- PSC3 RXD—Receive Data
- PSC3_RTS—Ready to Send
- PSC3 CTS—Clear to Send
- PSC3 CD—Carrier Detect
- MODEM_RI—Ring Indicator





- MODEM DSR—Hook Switch
- MODEM_IO—Control I/O (A0 gain)
- MODEM IO—Control I/O (Mode 1)
- MODEM_IO—Control I/O (Mode 2)

If PSC3 connects to a simple UART, only the first four signals (shown above) are required. The remaining 6 signals can be used as GPIOs.

If a 7-wire Ethernet connection is adequate, the additional 11 Ethernet I/Os can be used as GPIOs.

1.2.4.6 Real-Time Clock (RTC)

An RTC is included on the MGT5100. The RTC provides a 2-pin interface to an external 32.768KHz crystal. This allows internal time-of-day/calendar tracking, as well as clock based periodic interrupts.

1.2.5 SDRAM Controller and Interface

The MGT5100 high speed SDRAM Controller supports both standard SDRAM and Dual-Data Rate (DDR) SDRAM devices. It supports up to 256MBytes per chip select with a 32-bit interface. 64-Mbit, 128-Mbit, 256-Mbit and 512-Mbit memories are also supported. When bursting, data transfer rates of 432MBytes/sec, with SDR at 108MHz and 864MBytes/sec, with DDR memories at 108MHz are possible.

1.2.6 Multi-Function External Bus

MGT5100 supports a multi-function external local bus to allow connections to PCI and ATA compliant devices, as well as external ROM/SRAM.

MGT5100 integrates a 3.3 V, PCI V2.2 compatible external bus controller and interface. This bus is a 32-bit multiplexed address/data bus, which supports PCI bus frequencies to 66MHz.

The external bus provides support for an ATA disk drive interface. ATA control signals (chip selects, write/read, etc.) are provided independent of the PCI control signals. This prevents bus contention. However, the 32-bit data bus is shared. When MGT5100 recognizes an external access meant for the ATA Controller, ATA control logic arbitrates for PCI interface control. The 32-bit address/data bus function is transformed into 16bits of ATA data and 3bits of ATA address.

The external bus also allows connection to external memory or peripheral devices that adhere to a ROM or SRAM-like interface. These devices occupy a separate location in the memory map and have independent control signals. When an internal access is decoded to fall in the SRAM/ROM memory space, the 32-bit PCI address/data bus is transformed into either:





- 24bits of address and 8bits of data, or
- 16bits of address and 16bits of data.

MGT5100 supports a reset configuration mode common on the family of processors that use the PowerPC architecture. 16bits of configuration information is driven and sampled during reset to establish the initial processor configuration.

1.2.7 Power Management

The MGT5100 is processed in a low-power static CMOS technology. In addition, it supports the dynamic power management modes available on the MPC603e series processors. These modes include:

- nap
- dose
- sleep
- deep sleep

In deep sleep, all internal clocks can be disabled. Thus, reducing the power draw to CMOS leakage levels.

A WakeUp capability is supported by CAN, RTC, several GPIOs, the interrupt lines and the IR interface. Therefore, the MGT5100 can be shut down to a low-power standby mode, then re-enabled by one of the WakeUp inputs.

1.2.8 Systems Debug and Test

MGT5100 supports the Common On-chip Processor (COP) debug capability common on other microprocessors that use the PowerPC architecture. The COP interface supports features such as:

- memory down load
- single step instruction execution
- break/watch point capability
- access to internal registers
- pipeline tracking, etc.

MGT5100 also supports a JTAG IEEE 1149.1 controller and test access port (TAP).

1.2.9 Physical Characteristics

- 1.8V internal, 3.3V external operation (2.5v for DDR interface)
- TTL compatible I/O pins
- 272-pin Plastic Ball Grid Array (PBGA)






SECTION 2 SIGNAL DESCRIPTIONS

2.1 Overview

MGT5100 is packaged in a 272-pin Plastic Ball Gate Array (PBGA). Package ball locations are shown in Figure 2-1. See Appendix D, for case diagram.



NOTE: Table 2-1 and Table 2-2 give the signals on each pin/ball.

Figure 2-1. 272-Pin PBGA Pin Detail

Table 2-1 gives a list of MGT5100 I/O signals sorted by package ball name. Table 2-2 gives the same list sorted by signal name.

Many signal pins can have multiple functions depending on internal register settings. These additional functions are described in Table 2-3.







Ś
3

	ı	1	1		1			ı			1	1	1	1		ı		ı	
A01	A02	A03	A04	A05	A06	A07	80A	A09	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20
TEST_MODE1	JTAG_TDO	JTAG_TDI	JTAG_TMS	PSC38	PSC35	PSC32	PSC24	PSC22	PSC14	PSC11	IR_TX	PORRESET	SRESET	SYS_XTAL_IN	MEM_MA[1]	MEM_MBA[1]	MEM_RAS	MEM_WE	MEM_DQM2
B01	B02	B03	B04	B05	B06	B07	B08	B09	B10	B11	B12	B13	B14	B15	B16	B17	B18	B19	B20
TEST_SEL0	TEST_MODE0	JTAG_TRST	JTAG_TCK	PSC37	PSC34	PSC31	PSC23	PSC21	PSC13	PSC10	IR_RX	HRESET	SYS_PLL_AVDD	SYS_PLL_TPA	MEM_MA[2]	MEM_MA[10]	MEM_CS	MEM_CAS	MEM_MA[4]
C01	C02	C03	C04	C05	C06	C07	C08	C09	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20
RTC_XTAL_OUT	RTC_XTAL_IN	TEST_SEL1	PSC39	PSC36	PSC33	PSC30	HARPO_PLL_AVDD		PSC12	IRDA_RX	GPIO_WKUP7	R_USB_CLK			MEM_MA[3]	MEM_MA[0]	MEM_MBA0	MEM_MA[5]	MEM_MA[6]
D01	D02	D03	D04	D05	D06	D07	D08	D09	D10	D11	D12	D13	D14	D15	D16	D17	D18	D19	D20
TIMER4	TIMER3	TIMER2	VSS	VDD_CORE	VDD_IO	VDD_CORE	(no connection)	VDD_IO	VDD_CORE	VDD_CORE	VDD_MEM_IO	VDD_MEM_IO	SYS_XTAL_OUT	VDD_MEM_IO	VSS		MEM_MDQS[2]	MEM_MA[7]	MEM_MA[8]
E01	E02	E03	E04													E17	E18	E19	E20
TIMER7	TIMER6	TIMER5	VDD_IO													VDD_MEM_IO	MEM_MDQ[16]	MEM_MA[9]	MEM_MA[11]
F01	F02	F03	F04			Key for	r IO Balls:									F17	F18	F19	F20
USB17	USB18	USB19	VDD_IO				A6	<- Ball								VDD_MEM_IO	MEM_MDQ[17]	MEM_MA[12]	MEM_CLK_EN
G01	G02	G03	G04			PS	SC35	<- Siar	nal Nam	e						G17	G18	G19	G20
USB13	USB14	USB15	USB16					_ · •.g.								MEM_MDQ[18]	MEM_MDQ[19]	MEM_MEMCLK	MEM_MEMCLK
H01	H02	H03	H04													H17	H18	H19	H20
1101	1102	1100	1101													d	203	204	206
USB10	USB11	USB12	VDD IO													VDD MEM IO	MEM_MDQ[20]	MEM_DQM1	MEM_MDQS[1]
J01	J02	J03	J04					J09	J10	J11	J12	1				J17	J18	J19	J20
ETH3	ETH4	ETH10	504 ETH17					VSS	VSS	VSS	VSS					MEM_MDQ[22]	MEM_MDQ[21]	MEM_MDQ[8]	MEM_MDQ[9]
K01	K02	K03	K04					K09	K10	K11	K12					K17	K18	K19	K20
KUI	NU2	KUS	K04					VSS	VSS	VSS	VSS						193	194	1
								V00	V00	V 00	V00					d			196
ETH0	ETH1	ETH2	VDD_CORE					1.00	1.40		1.40					VDD_MEM_IO	MEM_MDQ[23]	MEM_MDQ[10]	MEM_MDQ[11]
L01	L02	L03	L04					L09	L10	L1 vss	L12					L17	L18	L19	L20
ETH9	ETH16	ETH5	ETH11					VSS	VSS		VSS					MEM_DQM3	MEM_MDQS[3]	MEM_MDQ[12]	MEM_MDQ[13]
M01	M02	M03	M04					M09	M10	M11	M12					M17	M18	M19	M20
								VSS	VSS	VSS	VSS					d	182	184	186
ETH13	ETH12	ETH8	VDD_CORE													VDD_MEM_IO	MEM_MDQ[24]	MEM_MDQ[14]	MEM_MDQ[15]
N01	N02	N03	N04													N17	N18	N19	N20
ETH7	ETH6	ETH15	ETH14													MEM_MDQ[25]	MEM_MDQ[26]	MEM_DQM0	MEM_MDQS[0]
P01	P02	P03	P04													P17	P18	P19	P20
					Key	/ for PW	R/GND B	alls:								d	172	174	176
IRQ1	IRQ2	IRQ0	VDD_CORE		V	SS	Core and	av oi	S							VDD_MEM_IO	MEM_MDQ[27]	MEM_MDQ[7]	MEM_MDQ[6]
R01	R02	R03	R04		VDD	CORE	1.8V Co	e VDD								R17	R18	R19	R20
IRQ3	PCI_RESET	EXT_AD[30]	PCI_GNT		_	D IO	3.3V IO	_								MEM_MDQ[28]	MEM_MDQ[29]	MEM_MDQ[5]	MEM_MDQ[4]
						_													
T01	T02	T03	T04		ע_טט_ו	MEM_IO	Memory	VDD								T17	T18	T19	T20
PCI_CLOCK	EXT_AD[26]	EXT_AD[28]	VDD_IO	116 =	1165	116	1100									VDD_MEM_IO	MEM_MDQ[30]	MEM_MDQ[3]	MEM_MDQ[2]
U01	U02	U03	U04	U05	U06	U07	U08	U09	U10	U11	U12	U13	U14	U15	U16	U17	U18	U19	U20
PCI_REQ	PCI_IDSEL	EXT_AD[24]	VSS	VDD_IO	VDD_IO	VDD_CORE	EXT_AD[15]	VDD_IO	VDD_IO	EXT_AD[6]	VDD_CORE	VDD_IO	LP_ACK	VDD_CORE	VDD_IO	VSS	MEM_MDQ[31]	MEM_MDQ[1]	MEM_MDQ[0]
V01	V02	V03	V04	V05	V06	V07	V08	V09	V10	V11	V12	V13	V14	V15	V16	V17	V18	V19	V20
EXT_AD[31]			EXT_AD[18]	PCI_FRAME	PCI_STOP	PCI_PAR	EXT_AD[13]	EXT_AD[11]	EXT_AD[9]	EXT_AD[4]	EXT_AD[2]	EXT_AD[0]	LP_ALE	CS2	CS5	ATA_DRQ	TIMER1	12C1_CLK	I2C2_CLK
W01	W02	W03	W04	W05	W06	W07	W08	W09	W10	W11	W12	W13	W14	W15	W16	W17	W18	W19	W20
EXT_AD[29]	EXT_AD[25]	EXT_AD[23]	EXT_AD[16]	PCI_TRDY	PCI_CBE2	PCI_DEVSEL	PCI_SERR	EXT_AD[14]	PCI_CBE0	EXT_AD[8]	EXT_AD[5]	EXT_AD[1]	CS0	CS3	LP_RWB	ATA_IOW	ATA_IOCHRDY	I2C1_IO	12C2_IO
Y01	Y02	Y03	Y04	Y05	Y06	Y07	Y08	Y09	Y10	Y11	Y12	Y13	Y14	Y15	Y16	Y17	Y18	Y19	Y20
EXT_AD[27]	PCI_CBE3	EXT_AD[21]	EXT_AD[19]	EXT_AD[17]	PCI_IRDY	PCI_PERR	PCI_CBE1	EXT_AD[12]	EXT_AD[10]	EXT_AD[7]	EXT_AD[3]	LP_TS	CS1	CS4	ATA_ISOLATION	ATA_IOR	ATA_DACK	ATA_INTRQ	TIMER0

Figure 2-2. 272-Pin PBGA—Top View

MGT5100 User Manual





2.2 Pinout Tables

Table 2-1. Signals by Ball/Pin

Table 2 11 Olgitale by Ball/1 III					
Ball/Pin	Pin Name				
A01	TEST_MODE1				
A02	JTAG_TDO				
A03	JTAG_TDI				
A04	JTAG_TMS				
A05	PSC38				
A06	PSC35				
A07	PSC32				
A08	PSC24				
A09	PSC22				
A10	PSC14				
A11	PSC11				
A12	IR_TX				
A13	PORRESET				
A14	SRESET				
A15	SYS_XTAL_IN				
A16	MEM_MA[1]				
A17	MEM_MBA1				
A18	MEM_RAS				
A19	MEM_WE				
A20	MEM_DQM2				
B01	TEST_SEL0				
B02	TEST_MODE0				
B03	JTAG_TRST				
B04	JTAG_TCK				
B05	PSC37				
B06	PSC34				
B07	PSC31				
B08	PSC23				
B09	PSC21				
B10	PSC13				
B11	PSC10				
B12	IR_RX				
B13	HRESET				
B14	SYS_PLL_AVDD				
B15	SYS_PLL_TPA				
B16	MEM_MA[2]				

Table 2-1. Signals by Ball/Pin

Ball/Pin	Pin Name
B17	MEM_MA[10]
B18	MEM_CS
B19	MEM_CAS
B20	MEM_MA[4]
C01	RTC_XTAL_OUT
C02	RTC_XTAL_IN
C03	TEST_SEL1
C04	PSC39
C05	PSC36
C06	PSC33
C07	PSC30
C08	HARPO_PLL_AVDD
C09	PSC20
C10	PSC12
C11	IRDA_RX
C12	GPIO_WKUP7
C13	IR_USB_CLK
C14	SYS_PLL_AVSS
C15	GPIO_WKUP6
C16	MEM_MA[3]
C17	MEM_MA[0]
C18	MEM_MBA0
C19	MEM_MA[5]
C20	MEM_MA[6]
D01	TIMER4
D02	TIMER3
D03	TIMER2
D08	NC (no connection)
D14	SYS_XTAL_OUT
D18	MEM_MDQS[2]
D19	MEM_MA[7]
D20	MEM_MA[8]
E01	TIMER7
E02	TIMER6
E03	TIMER5
E18	MEM_MDQ[16]
E19	MEM_MA[9]





Table 2-1. Signals by Ball/Pin

Ball/Pin	Pin Name
E20	MEM_MA[11]
F01	USB17
F02	USB18
F03	USB19
F18	MEM_MDQ[17]
F19	MEM_MA[12]
F20	MEM_CLK_EN
G01	USB13
G02	USB14
G03	USB15
G04	USB16
G17	MEM_MDQ[18]
G18	MEM_MDQ[19]
G19	MEM_MEMCLK
G20	MEM_MEMCLK
H01	USB10
H02	USB11
H03	USB12
H18	MEM_MDQ[20]
H19	MEM_DQM1
H20	MEM_MDQS[1]
J01	ETH3
J02	ETH4
J03	ETH10
J04	ETH17
J17	MEM_MDQ[22]
J18	MEM_MDQ[21]
J19	MEM_MDQ[8]
J20	MEM_MDQ[9]
K01	ETH0
K02	ETH1
K03	ETH2
K18	MEM_MDQ[23]
K19	MEM_MDQ[10]
K20	MEM_MDQ[11]
L01	ETH9
L02	ETH16

Table 2-1. Signals by Ball/Pin

Ball/Pin	Pin Name
L03	ETH5
L04	ETH11
L17	MEM_DQM3
L18	MEM_MDQS[3]
L19	MEM_MDQ[12]
L20	MEM_MDQ[13]
M01	ETH13
M02	ETH12
M03	ETH8
M18	MEM_MDQ[24]
M19	MEM_MDQ[14]
M20	MEM_MDQ[15]
N01	ETH7
N02	ETH6
N03	ETH15
N04	ETH14
N17	MEM_MDQ[25]
N18	MEM_MDQ[26]
N19	MEM_DQM0
N20	MEM_MDQS[0]
P01	IRQ1
P02	IRQ2
P03	IRQ0
P18	MEM_MDQ[27]
P19	MEM_MDQ[7]
P20	MEM_MDQ[6]
R01	IRQ3
R02	PCI_RESET
R03	EXT_AD[30]
R04	PCI_GNT
R17	MEM_MDQ[28]
R18	MEM_MDQ[29]
R19	MEM_MDQ[5]
R20	MEM_MDQ[4]
T01	PCI_CLOCK
T02	EXT_AD[26]
T03	EXT_AD[28]





Table 2-1. Signals by Ball/Pin

Ball/Pin Pin Name MEM_MDQ[30] T18 T19 MEM_MDQ[3] T20 MEM_MDQ[2] U01 PCI_REQ U02 PCI_IDSEL U03 EXT_AD[24] U08 EXT_AD[15] U11 EXT_AD[6] U14 LP_ACK U18 MEM_MDQ[31] MEM_MDQ[1] U19 U20 MEM_MDQ[0] V01 EXT_AD[31] V02 EXT_AD[20] V03 EXT_AD[22] V04 EXT_AD[18] V05 PCI_FRAME V06 PCI_STOP V07 PCI_PAR 80V EXT_AD[13] V09 EXT_AD[11] V10 EXT_AD[9] V11 EXT_AD[4] EXT_AD[2] V12 EXT_AD[0] V13 V14 LP_ALE V15 CS2 V16 CS5 V17 ATA_DRQ V18 TIMER1 V19 I2C1_CLK V20 I2C2_CLK W01 EXT_AD[29] W02 EXT_AD[25] W03 EXT_AD[23] W04 EXT_AD[16] W05 PCI_TRDY

Table 2-1. Signals by Ball/Pin

Ball/Pin	Pin Name
W06	PCI_CBE2
W07	PCI_DEVSEL
W08	PCI_SERR
W09	EXT_AD[14]
W10	PCI_CBE0
W11	EXT_AD[8]
W12	EXT_AD[5]
W13	EXT_AD[1]
W14	CS0
W15	CS3
W16	LP_RWB
W17	ATA_IOW
W18	ATA_IOCHRDY
W19	I2C1_IO
W20	I2C2_IO
Y01	EXT_AD[27]
Y02	PCI_CBE3
Y03	EXT_AD[21]
Y04	EXT_AD[19]
Y05	EXT_AD[17]
Y06	PCI_IRDY
Y07	PCI_PERR
Y08	PCI_CBE1
Y09	EXT_AD[12]
Y10	EXT_AD[10]
Y11	EXT_AD[7]
Y12	EXT_AD[3]
Y13	LP_TS
Y14	CS1
Y15	CS4
Y16	ATA_ISOLATION
Y17	ATA_IOR
Y18	ATA_DACK
Y19	ATA_INTRQ
Y20	TIMER0





Table 2-2. Signals by Signal Name

Ball/Pin
Y18
V17
Y19
W18
Y17
W17
Y16
W14
Y14
V15
W15
Y15
V16
K01
K02
K03
J01
J02
L03
N02
N01
M03
L01
J03
L04
M02
M01
N04
N03
L02
J04
V13
W13
V12
Y12
V11
W12

Table 2-2. Signals by Signal Name

Signal Name	Ball/Pin
EXT_AD[6]	U11
EXT_AD[7]	Y11
EXT_AD[8]	W11
EXT_AD[9]	V10
EXT_AD[10]	Y10
EXT_AD[11]	V09
EXT_AD[12]	Y09
EXT_AD[13]	V08
EXT_AD[14]	W09
EXT_AD[15]	U08
EXT_AD[16]	W04
EXT_AD[17]	Y05
EXT_AD[18]	V04
EXT_AD[19]	Y04
EXT_AD[20]	V02
EXT_AD[21]	Y03
EXT_AD[22]	V03
EXT_AD[23]	W03
EXT_AD[24]	U03
EXT_AD[25]	W02
EXT_AD[26]	T02
EXT_AD[27]	Y01
EXT_AD[28]	T03
EXT_AD[29]	W01
EXT_AD[30]	R03
EXT_AD[31]	V01
GPIO_WKUP6	C15
GPIO_WKUP7	C12
HARPO_PLL_AVDD	C08
HARPO_PLL_AVSS	NC (no connection)
HRESET	B13
I2C1_CLK	V19
I2C1_IO	W19
I2C2_CLK	V20
I2C2_IO	W20
IR_RX	B12
IR_TX	A12





Table 2-2. Signals by Signal Name

Signal Name Ball/Pin IR_USB_CLK C13 IRDA_RX C11 IRQ0 P03 IRQ1 P01 IRQ2 P02 IRQ3 R01 JTAG_TCK B04 JTAG_TDI A03 A02 JTAG_TDO JTAG_TMS A04 JTAG_TRST B03 LP_ACK U14 LP_ALE V14 LP_RWB W16 LP_TS Y13 MEM_CAS B19 MEM_CLK_EN F20 MEM_CS B18 MEM_DQM0 N19 MEM_DQM1 H19 MEM_DQM2 A20 MEM_DQM3 L17 MEM_MA[0] C17 MEM_MA[1] A16 MEM_MA[2] B16 MEM_MA[3] C16 MEM_MA[4] B20 MEM_MA[5] C19 MEM_MA[6] C20 MEM_MA[7] D19 MEM_MA[8] D20 MEM_MA[9] E19 MEM_MA[10] B17 MEM_MA[11] E20

Table 2-2. Signals by Signal Name

Signal Name	Ball/Pin
MEM_MDQ[0]	U20
MEM_MDQ[1]	U19
MEM_MDQ[2]	T20
MEM_MDQ[3]	T19
MEM_MDQ[4]	R20
MEM_MDQ[5]	R19
MEM_MDQ[6]	P20
MEM_MDQ[7]	P19
MEM_MDQ[8]	J19
MEM_MDQ[9]	J20
MEM_MDQ[10]	K19
MEM_MDQ[11]	K20
MEM_MDQ[12]	L19
MEM_MDQ[13]	L20
MEM_MDQ[14]	M19
MEM_MDQ[15]	M20
MEM_MDQ[16]	E18
MEM_MDQ[17]	F18
MEM_MDQ[18]	G17
MEM_MDQ[19]	G18
MEM_MDQ[20]	H18
MEM_MDQ[21]	J18
MEM_MDQ[22]	J17
MEM_MDQ[23]	K18
MEM_MDQ[24]	M18
MEM_MDQ[25]	N17
MEM_MDQ[26]	N18
MEM_MDQ[27]	P18
MEM_MDQ[28]	R17
MEM_MDQ[29]	R18
MEM_MDQ[30]	T18
MEM_MDQ[31]	U18
MEM_MDQS[0]	N20
MEM_MDQS[1]	H20
MEM_MDQS[2]	D18
MEM_MDQS[3]	L18
MEM_MEMCLK	G19



MEM_MA[12]

MEM_MBA0
MEM_MBA1

F19

C18

A17



Table 2-2. Signals by Signal Name

Signal Name	Ball/Pin					
MEM MEMCLK	G20					
MEM_RAS	A18					
MEM_WE	A19					
PCI_CBE0	W10					
PCI_CBE1	Y08					
PCI_CBE2	W06					
PCI_CBE3	Y02					
PCI_CLOCK	T01					
PCI_DEVSEL	W07					
PCI_FRAME	V05					
PCI_GNT	R04					
PCI_IDSEL	U02					
PCI_IRDY	Y06					
PCI_PAR	V07					
PCI_PERR	Y07					
PCI_REQ	U01					
PCI_RESET	R02					
PCI_SERR	W08					
PCI_STOP	V06					
PCI_TRDY	W05					
PORRESET	A13					
PSC10	B11					
PSC11	A11					
PSC12	C10					
PSC13	B10					
PSC14	A10					
PSC20	C09					
PSC21	B09					
PSC22	A09					
PSC23	B08					
PSC24	A08					
PSC30	C07					
PSC31	B07					
PSC32	A07					
PSC33	C06					
PSC34	B06					
PSC35	A06					

Table 2-2. Signals by Signal Name

Signal Name	Ball/Pin			
PSC36	C05			
PSC37	B05			
PSC38	A05			
PSC39	C04			
RTC_XTAL_IN	C02			
RTC_XTAL_OUT	C01			
SRESET	A14			
SYS_PLL_AUDD	B14			
SYS_PLL_AVSS	C14			
SYS_PLL_TPA	B15			
SYS_XTAL_IN	A15			
SYS_XTAL_OUT	D14			
TEST_MODE0	B02			
TEST_MODE1	A01			
TEST_SEL0	B01			
TEST_SEL1	C03			
TIMER0	Y20			
TIMER1	V18			
TIMER2	D03			
TIMER3	D02			
TIMER4	D01			
TIMER5	E03			
TIMER6	E02			
TIMER7	E01			
USB10	H01			
USB11	H02			
USB12	H03			
USB13	G01			
USB14	G02			
USB15	G03			
USB16	G04			
USB17	F01			
USB18	F02			
USB19	F03			





2.2.1 Functional Signal List with Pin/Pad Count

Table 2-3 contains a listing of MGT5100 I/O signals in functional groups. I/Os that can have multiple functions are grouped together and each function is described separately. The first name in these groupings is the actual pin name used in the signal/ball number reference above. The pin name is not necessarily the default function of the pin after reset. Throughout this document, the default after reset is designated by the symbol "O". The "Reset Value" column indicates the electrical state of the signal during reset.

NOTE: The following note applies to Table 2-3.

1. The external local bus default after a reset is LocalPlus. The LocalPlus configuration depends on the reset configuration pins sampled during reset.

Table 2-3. Functional Signal List with Pin/Pad Count

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description
		SD	RAM/N	<i>l</i> lemory	Bus—62 Pins Total
MEM_RAS	0	1	15ma	0	SDRAM: Row Address Select
MEM_CAS	0	1	15ma	0	SDRAM: Column Address Select
MEM_WE	0	1	15ma	0	SDRAM: Write Enable
MEM_CS0	0	1	15ma	1	SDRAM: Chip Select, MEM_CS0 always available. MEM_CS1 optionally available on GPIO_WKUP6 pin.
MEM_CLK_EN	0	1	15ma	0	SDRAM: Clock Enable
MEM_MEMCLK	0	1	20ma	0	SDRAM: Memory Clock
MEM_MEMCLK	0	1	20ma	1	SDRAM: Inverted MEMCLK, required for DDR SDRAM
MEM_MBA[1:0]	0	2	15ma	0	SDRAM: Memory Chip Bank Address
MEM_MDQS[3:0]	I/O	4	15ma	hi-z	SDRAM: Bidirectional Data Strobe, required for DDR SDRAM
MEM_DQM[3:0]	0	4	15ma	1	SDRAM: Data Mask, Output enable
MEM_MA[12:0]	0	13	15ma	0	SDRAM: Memory Address
MEM_MDQ[31:0]	I/O	32	15ma	hi-z	SDRAM: Data
MEM_RDCLK	I/O	0	15ma	clk	Memory read clock I/O delay element. NOT PINNED OUT ON PKG





Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description		
External Bus—PCI, ATA, LocalPlus—32 Pins Total Shared							
EXT_AD[31]	_	1	20ma	hi-z	External Address/Data Bus bit 31		
PCI_AD31	O, I/ O				PCI bus: MUXed 32-bit address and 8-, 16-, and 32-bit data		
LPadd23 LPadd15	0				LP: Upper address (selectable) bits for STD peripheral.See Note 1 above.		
LP_AD31	I/O				LP: Address/data signal for MUXed peripheral connection.See Note 1 above.		
EXT_AD[30:19]	_	12	20ma	hi-z	External Address/Data Bus bits 19–30		
PCI_AD[30:19]	O,I/ O				PCI bus: MUXed 32-bit address & 8-, 16-, and 32-bit data		
LPadd[22:11] LPadd[14:3]	0				LP: Upper address (selectable) bits for standard peripheral.See Note 1 above.		
LP_AD[30:19]	I/O				LP: Address/data signal for MUXed peripheral connection.See Note 1 above.		
EXT_AD[18:16]	_	3	20ma	hi-z	External Address/Data Bus bits 16–18		
PCI_AD[18:16]	O,I/ O				PCI bus: MUXed 32-bit address and 8-, 16-, and 32-bit data		
ATA_SA[2:0]	0				ATA: Address 0-2		
LPadd[10:8] LPadd[2:0]	0				LP: Upper address (selectable) bits for standard peripheral.See Note 1 above.		
LP_AD[18:16]	I/O				LP: Address/data signal for MUXed peripheral connection.See Note 1 above.		
EXT_AD[15:8]	_	8	20ma	hi-z	External Address/Data Bus bits 8–15		
PCI_AD[15:8]	O,I/ O				PCI bus: MUXed 32-bit address and 8-, 16-, and 32-bit data		
ATA_DATA[15:8]	I/O				ATA: valid for 16-bit data transfer only		
LPadd[7:0] LPdata[15:8]	I/O				LP: Address/data, data lane selectable. • See Note 1 above.		
LP_AD[15:8]					LP: Address/data signal for MUXed peripheral connection.See Note 1 above.		



Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description
EXT_AD[7:0]	_	8	20ma	hi-z	External Address/Data Bus bit 0,1,2
PCI_AD[7:0]	I/O				PCI bus: MUXed 32-bit address and 8-, 16-, and 32-bit data
ATA_DATA[7:0]	I/O				ATA: 8-, 16-bit data
LPdata[7:0]	I/O				LP: Data for standard non-MUXed peripheral.See Note 1 above.
LP_AD[7:0]	I/O				LP: Address/data signal for MUXed peripheral connection.See Note 1 above.
		Р	CI Dedi	cated Si	gnals—17 Pins Total
PCI_PAR	I/O	1		1	PCI bus: Parity
PCI_CBE0	I/O	4	20ma	1	PCI bus Command/Byte enable 0-3
PCI_CBE1					
PCI_CBE2					
PCI_CBE3					
PCI_TRDY	I/O	1	20ma	1	PCI bus: Target (slave) asserts (0) to signify ready
PCI_IRDY	I/O	1	20ma	1	PCI bus: Initiator (host) ready
PCI_STOP	I/O	1	20ma	1	PCI bus: Transaction stop
PCI_DEVSEL	I/O	1	20ma	1	PCI bus: Device select
PCI_FRAME	I/O	1	20ma	1	PCI bus: Frame start
PCI_SERR	OD	1	20ma	hi-z	PCI bus: System error (open drain with internal pull up). Not active
PCI_PERR	I/O	1	20ma	1	PCI bus: Parity error
PCI_IDSEL	I	1		1	PCI bus: Initial device select
PCI_REQ	I	1		1	PCI bus: Bus request
PCI_GNT	0	1	5ma	1	PCI bus: Bus grant
PCI_CLOCK	0	1	20ma	clk	PCI bus: Clock
PCI_RESET	0	1		0	PCI bus: Reset Output, open drain
		Δ	TA Ded	icated S	ignals—7 Pins Total
ATA_DRQ	I	1	_	0	ATA: DMA Request
ATA_DACK	0	1	5ma	1	ATA: Active low DMA acknowledge
RST_CFG0	I	1			Reset Config input 0
ATA_IOR	0	1	5ma	1	ATA_DIOR
RST_CFG1	I				Reset Config input 1
ATA_IOW	0	1	5ma	1	ATA_DIOW
RST_CFG2	I				Reset Config input 2
ATA_IOCHDRY	I	1		1	ATA: Negated (0) to extend host transfer





Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description			
ATA_INTRQ	I	1		0	ATA: Interrupt Request			
ATA_ISOLATION	0	1	5ma	1	ATA: on-board transceiver control (Isolate ATA signals from ATA/PCI shared bus)			
LocalPlus Dedicated Signals—4 Pins Total								
LP_RWB	0	1	10ma	1	LP R/W signal for STD peripheral connection			
RST_CFG3	I				Reset Config input 3			
LP_ALE	0	1	10ma	1	LP Address Latch Enable for MUXed transactions			
RST_CFG4	I				Reset Config input 4			
LP_ACK	I	1		1	LP ACK signal for special peripheral connection			
LP_TS	0	1	10ma	1	LP Transfer Start, for support of interfaces			
RST_CFG5	I				Reset Config input 5			
		Syste	ms Inte	Unit (SIU)—12 Pins Total				
CS0	0	1	5ma	1	LP: External device select (Boot ROM)			
<u>CS</u> [1:3]	0	3	5ma	1	LP: configurable chip select			
CS4	0	1	5ma	1	LP: External device select			
ATA_CSO	0				ATA: Chip-select 0			
CS5	0	1	5ma	1	LocalPlus: External device select			
ATA_CS1	0				ATA: Chip-select 1			
IRQ0	I	1		0	INT: Critical interrupt or External interrupt			
IRQ1	Ì	1		0	INT: External interrupt			
IRQ2	I	1		0	INT: External interrupt			
IRQ3	I	1		0	INT: External interrupt			
RTC_XTAL_IN	I	1		clk	RTC: 32.768KHz watch crystal input, or external Clock input			
RTC_XTAL_OUT	0	1		clk	RTC: 32.768KHz watch crystal output			
PSC1-	—COD	EC1/A	C971/U	ART1—	5 Pins Total (Figure 2-4 shows details)			
PSC10	_	1		0				
UART1_TXD	0				UART1: Transmit Data			
CODEC1_TXD	0				CODEC1: Transmit Data			
AC971_SDATA_OUT	0				AC97: Transmit Data			
● GPIO_PSC10	I/O				simple GPIO (default at reset)			
PSC11	_	1		0				
UART1_RXD	I				UART1: Receive Data			
CODEC1_RXD	I				CODEC1: Receive Data			
AC971_SDATA_IN	I				AC971: Receive Data			
⊙ GPIO_PSC11	I/O				simple GPIO (default at reset)			



Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description
PSC12	_	1		0	
UART1_RTS	0			•	UART1: Ready to Send
AC971_SYNC	0			•	AC971: Frame Sync
● GPIO_PSC12	I/O			•	simple GPIO (default at reset)
PSC13	_	1		0	
UART1_CTS	I			•	UART1: Clear to Send
CODEC1_CLK	I			•	CODEC1: bit-clock
AC971_BITCLK	ı			•	AC971: bit-clock
● GPIO_PSC13	I/O			•	simple GPIO (default at reset)
PSC14	_	1		0	
UART1_CD	ı			•	UART1: Carrier Detect (for UARTe only)
CODEC1_FRAME	I			•	CODEC1: Frame Sync
AC971_RES	0			•	AC97: Reset
● GPIO_WKUP0	I/O			•	simple GPIO with WakUp (default at reset)
PSC2-	—COD	EC2/A	C972/U	ART2—5	5 Pins Total (Figure 2-5 shows details)
PSC20	_	1		1	
UART2_TXD	0				UART2: Transmit Data
CODEC2_TXD	0				CODEC2: Transmit Data
AC972_SDATA_OUT	0				AC972: Transmit Data
CAN1_TXD	0			•	CAN: Transmit pin for module 1
● GPIO_PSC20	I/O				simple GPIO (default at reset)
PSC21	_	1		1	
UART2_RXD	I			•	UART2: Receive Data
CODEC2_RXD	I				CODEC2: Receive Data
AC972_SDATA_IN	I				AC972: Receive Data
CAN1_RX	I				CAN: Receive pin for module 1
● GPIO_PSC21	I/O				simple GPIO (default at reset)
PSC22	_	1		1	
UART2_RTS	0			•	UART2: Ready to Send
AC972_SYNC	0			•	AC972: Frame Sync
CAN2_TX	0			•	CAN: Transmit pin for module 2
● GPIO_PSC22	I/O				simple GPIO (default at reset)





Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description		
PSC23	_	1		1			
UART2_CTS	I				UART2: Clear to Send		
CODEC2_CLK	I				CODEC2: bit-clock		
AC972_BITCLK	I				AC97: bit-clock		
CAN2_RX	ı				CAN: Receive pin for module 2		
● GPIO_PSC23	I/O				simple GPIO (default at reset)		
PSC24	_	1		hi-z			
UART2_CD	I				UART2: Carrier Detect (for UARTe only)		
CODEC2_FRAME	I				CODEC2: Frame Sync		
AC971_RES	0				AC97: Reset		
• GPIO_WKUP1	I/O				simple GPIO with WakUp (default at reset)		
PSC3—USB2/ISDN/SPI/CODEC3/UART3/modem/rs232—10 Pins Total (Figure 2-6 shows details)							
PSC30	_	1		hi-z			
USB2_OE	0				USB2: Output Enable		
ISDN_TXD	0				ISDN: Transmit Data		
CODEC3_TXD	0				CODEC3: Transmit Data		
UART3_TXD	0				UART3: Transmit Data		
⊙ GPIO_PSC30	I/O				simple GPIO (default at reset)		
PSC31	_	1		hi-z			
USB2_TXN	0				USB2: Transmit Data Negative		
ISDN_RXD	I				ISDN: Receive Data		
CODEC3_RXD	I				CODEC3: Receive Data		
UART3_RXD	ı				UART3: Receive Data		
O GPIO_PSC31	I/O				simple GPIO (default at reset)		
PSC32	_	1		0			
USB2_TXP	0				USB2: Transmit Data Positive		
ISDN_DCL	I				ISDN: bit-clock		
CODEC3_CLK	ı				CODEC3: bit-clock		
UART3_RTS	0				UART3: RTS		
⊙ GPIO_PSC32	I/O				simple GPIO (default at reset)		





Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description		
PSC33		1		0			
USB2_RXD	I			,	USB2: USBRXD		
ISDN_FRAME	I			•	ISDN: Frame Sync		
CODEC3_FRAME	I			•	CODEC3: Frame Sync		
UART3_CTS	I				UART3: CTS		
● GPIO_PSC33	I/O			•	simple GPIO (default at reset)		
PSC34	_	1		hi-z			
USB2_RXP	I			,	USB2: Receive Data Positive		
ISDN_DGRNT	I			•	ISDN: D-channel Grant		
UART3_CD	I			•	UART3: Carrier Detect		
● GPIO_SINT0	I/O			•	simple GPIO with Interrupt (default at reset)		
PSC35	_	1		hi-z			
USB2_RXN	I			•	USB2: Receive Data Negative		
ISDN_DREQ	0			•	ISDN: D-channel Request		
O GPIO_SINT1	I/O				simple GPIO with Interrupt (default at reset)		
PSC36	_	1		1			
USB2_PORTPWR	0			•	USB2: Port Power Indicator (1=On, 0=Off)		
SPI_MOSI	I/O			•	SPI: MOSI		
● GPIO_PSC34	I/O			•	simple GPIO (default at reset)		
PSC37	_	1		1			
USB2_SPEED	0			•	USB2: Speed		
SPI_MISO	I/O			•	SPI: MISO		
O GPIO_PSC35	I/O			•	simple GPIO (default at reset)		
PSC38	_	1		1			
USB2_SUSPEND	0			,	USB2: Suspend		
SPI_SS	I/O			•	SPI: Slave Select		
O GPIO_SINT2	I/O				simple GPIO with Interrupt (default at reset)		
PSC39	_	1		1			
USB2_OVRCURREN T	I				USB2: Over Current		
SPI_CLK	I/O			•	SPI: Clock		
● GPIO_WKUP2	I/O			•	simple GPIO with WakUp (default at reset)		
USB1—Primary USB Port—10 Pins Total (Figure 2-9 shows details)							
USB10	_	1		hi-z			
USB1_OE	0				USB1: Output enable for TX		
● GPIO_USB0	I/O				simple GPIO (default at reset)		





Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description
USB11	_	1		0	
USB1_TXN	0				USB1: Transmit Data Negative
● RST_CFG6	I				Reset Config input 6 (default at reset)
USB12	_	1		1	
USB1_TXP	0				USB1: Transmit Data Positive
O RST_CFG7	I				Reset Config input 7 (default at reset)
USB13	_	1		hi-z	
USB1_RXD	I				USB1: Receive Data Differential
USB14	_	1		hi-z	
USB1_RXP	I				USB1: Receive Data Positive
USB15	_	1		hi-z	
USB1_RXN	I				USB1: Receive Data Negative
USB16	_	1		hi-z	
USB1_PORTPWR	0				USB1: Port Power Indicator (1=ON, 0=OFF)
⊙ GPIO_USB1	I/O				simple GPIO (default at reset)
USB17	_	1		hi-z	
USB1_SPEED	0				USB1: Speed
⊙ GPIO_USB2	I/O				simple GPIO (default at reset)
USB18	_	1		hi-z	
USB1_SUSPEND	0				USB1: Suspend
● GPIO_USB3	I/O				simple GPIO (default at reset)
USB19	_	1		hi-z	
USB1_OVRCURREN T	I				USB1: Over Current
● GPIO_SINT3	I/O				GPIO with Interrupt (default at reset)
Ethernet Port—Ethe	ernet/l	JSB2/F	RST_CF	Gx—18 I	Pins Total (Figure 2-7 and Figure 2-8 shows details)
ETH0	_	1	5ma	0	
ETH_TXEN	0				Ethernet: Transmit enable output
RST_CFG8	I				RESET: Reset Config input 8
• GPIO_ETHO0	0				GPIO: Output Only (default at reset)
ETH1	_	1	5ma	0	
ETH_TXD0	0				Ethernet: Transmit data output
RST_CFG9	ı	-			RESET: Reset Config input 9
• GPIO_ETHO1	0	 			GPIO: Output Only (default at reset)



Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description
ETH2		1	5ma	1	
ETH_TXD1	0				Ethernet: Transmit data output, not used if 7-wire only
RST_CFG10	ı				RESET: Reset Config input 10
USB2_TXP	0				USB2: Transmit (positive)
● GPIO_ETHO2	0				GPIO: Output Only (default at reset)
ETH3	_	1	5ma	1	
ETH_TXD2	0				Ethernet: Transmit data output, not used if 7-wire only
RST_CFG11	ı				RESET: Reset Config input 11
USB2_PORTPWR	0				USB2: Port Power Indicator
• GPIO_ETHO3	0				GPIO: Output Only (default at reset)
ETH4	_	1	5ma	0	
ETH_TXD3	0				Ethernet: Transmit data output, not used if 7-wire only
RST_CFG12	I				RESET: Reset Config input 12
USB2_SPEED	0				USB2: Speed
● GPIO_ETHO4	0				GPIO: Output Only (default at reset)
ETH5	_	1	5ma	1	
ETH_TXERR	0				Ethernet: Transmit error output, not used if 7-wire only
RST_CFG13	I				RESET: Reset Config input 13
USB2_SUSPEND	0				USB2: Suspend
● GPIO_ETHO5	0				GPIO: Output Only (default at reset)
ETH6	_	1	5ma	1	
ETH_MDC	0				Ethernet: Management data clock output, optional and not 7-wire
USB2_OE	0				USB2: Output Enable for TX
RST_CFG14	I				RESET: Reset Config input 14
● GPIO_ETHO6	0				GPIO: Output Only (default at reset)
ETH7	_	1	5ma	hi-z	
ETH_MDIO	I/O				Ethernet: Management data I/O, optional and not 7-wire
USB2_TXN	0				USB2: Transmit (negative)
RST_CFG15	ı				RESET: Reset Config input 15
● GPIO_ETHO7	0				GPIO: Output Only (default at reset)





Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description
ETH8	_	1	5ma	hi-z	
ETH_RXDV_CD	I				Ethernet: Receive data valid or carrier detect input
● GPIO_ETHI0	I/O				GPIO: simple (default at reset)
ETH9	_	1	5ma	hi-z	
ETH_RXCLK	I				Ethernet: Receive clock input
● GPIO_ETHI1	I/O				GPIO: simple (default at reset)
ETH10	_	1	5ma	hi-z	
ETH_COL	ı				Ethernet: Collision detect input
● GPIO_ETHI2	I/O				GPIO: simple (default at reset)
ETH11	_	1	5ma	hi-z	
ETH_TXCLK	I				Ethernet: Transmit clock input
● GPIO_ETHI3	I/O				GPIO: simple (default at reset)
ETH12	_	1	5ma	hi-z	
ETH_RXD0	I				Ethernet: Receive data input
ETH13	_	1	5ma	hi-z	
ETH_RXD1	I				Ethernet: Receive data input, not used if 7-wire only
USB2_RXD	I/O				USB2: Receive (differential)
● GPIO_SINT4					GPIO: simple with Interrupt (default at reset)
ETH14	_	1	5ma	hi-z	
ETH_RXD2	I				Ethernet: Receive data input, not used if 7-wire only
USB2_RXP	I				USB2: Receive (positive)
O GPIO_SINT5	I/O				GPIO: simple with Interrupt (default at reset)
ETH15	_	1	5ma	hi-z	
ETH_RXD3	I				Ethernet: Receive data input, not used if 7-wire only
USB2_RXN	I				USB2: Receive (negative)
● GPIO_SINT6	I/O				GPIO: simple with Interrupt (default at reset)
ETH16	_	1	5ma	hi-z	
ETH_RXERR	I				Ethernet: Receive error input, not used if 7-wire only
USB2_OVERCURRE NT	I				USB2: Over Current
● GPIO_SINT7	I/O				GPIO: simple with Interrupt (default at reset)
ETH17		1	5ma	hi-z	
ETH_CRS	I				Ethernet: Carrier sense input, not used if 7-wire only
● GPIO _WKUP3	I/O				GPIO: WakUp capable (default at reset)



Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description						
	Infrar	ed—IR	/IrDA—4	4 Pins To	otal (Figure 2-12 shows details)						
IR_RX	_	1	5ma	hi-z							
IR_RX	I				IR: Receive Data for consumer IR Controller						
• GPIO_WKUP4	I/O				WakUp GPIO (default at reset)						
IRDA_RX	_	1	5ma	hi-z							
IRDA_RX	I				IrDA: Receive Data for IrDA Controller						
● GPIO_WKUP5	I/O				WakUp GPIO (default at reset)						
IR_TX	_	1	5ma	hi-z							
IRDA_TX	0				IrDA: Transmit Data from IrDA Controller						
IR_TX	0				IR: Transmit Data (Blaster) from consumer IR Controller						
⊙ GPIO_IRDA0	I/O				simple GPIO (default at reset)						
IR_USB_CLK	I	1	5ma	hi-z	48MHz IR and/or USB clock input						
● GPIO_IRDA1	I/O				simple GPIO (default at reset)						
Т	IMERS	-IC/O	C/PWM	—8 Pins	Total (Figure 2-10 shows details)						
TIMER0	I/O	1	5ma	1	Full function Timer						
ATA_CS0	0				ATA: Chip Select 0						
CAN2_TX	0				CAN: Transmit pin for module 2						
● GPIO_TMR0	I/O				simple GPIO (default at reset)						
TIMER1	I/O	1	5ma	1	Full function Timer						
ATA_CS1	0				ATA: Chip select 1						
CAN2_RX	I				CAN: Receive pin for module 2						
● GPIO_TMR1	I/O				simple GPIO (default at reset)						
TIMER2	I/O	1	5ma	1	Full function Timer						
SPI_MOSI	I/O				SPI: Master out, Slave in data pin						
● GPIO_TMR2	I/O				simple GPIO (default at reset)						
TIMER3	I/O	1	5ma	1	Full function Timer						
SPI_MISO	I/O				SPI: Master in, Slave out data pin						
● GPIO_TMR3	I/O				simple GPIO (default at reset)						
TIMER4	I/O	1	5ma	1	Full function Timer						
SPI_SS	I/O				SPI: Slave Select pin						
● GPIO_TMR4	I/O				simple GPIO (default at reset)						
TIMER5	I/O	1	5ma	1	Full function Timer						
SPI_CLK	I/O				SPI: Clock pin						
● GPIO_TMR5	I/O				simple GPIO (default at reset)						





Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description					
TIMER6	I/O	1	5ma	0	Full function Timer/WakUp capable (as Input Capture)					
● GPIO_TMR6	I/O				simple GPIO (default at reset)					
TIMER7	I/O	1	5ma	0	Full function Timer/WakUp capable (as Input Capture)					
● GPIO_TMR7	I/O				simple GPIO (default at reset)					
			Dedic	ated GF	PIO—2 Pins Total					
● GPIO_WKUP6	I/O	1	15ma	0	WakUp GPIO. Async, usable during deep sleep (default at reset)					
MEM_CS1	I/O				SDRAMC: Memory Chip Select1 (i.e., 2nd MEM_CS)					
GPIO_WKUP7	I/O	1	5ma hi-z WakUp GPIO. Async, usable during deep sl							
	I ² C C	Control	ler1—2	Pins To	tal (Figure 2-11 shows details)					
● I2C1_CLK	I/OD	1		1	I ² C: Clock—Schmitt Trigger input (default at reset)					
CAN1_TX	0				CAN: Transmit pin for module 1					
● I2C1_IO	I ² C: Data in/out. Open Drain, Schmitt Trigger input (default at reset)									
CAN1_RX	I				CAN: Receive pin for module 1					
	I ² C C	Control	ler 2—2	Pins To	tal (Figure 2-11 shows details)					
	I/O	1		1	I ² C: Clock—Schmitt Trigger input (default at reset)					
ATA_CS0	0				ATA: Chip Select 0					
0 I2C2_IO	OD	1		1	I ² C: Data in/out. Open Drain, Schmitt Trigger input (default at reset)					
ATA_CS1	0				ATA: Chip Select 1					
			Clo	ck/Rese	et—6 Pins Total					
PORRESET	I	1		1	RESET: Put microprocessor in Power-On Reset state. Schmitt input					
HRESET	OD	1	10ma	1	RESET: Hard reset microprocessor. Schmitt input					
SRESET	OD	1	10ma	1	RESET: Soft reset microprocessor. Schmitt input					
SYS_XTAL_IN	I	1			APLL: Chip clock crystal APLL: External Clock					
SYS_XTAL_OUT	0	1		clk	APLL: Chip clock crystal					
SYS_PLL_TPA	AO	1		MGT5100 System Test PLL Output (analog output)						
		J	TAG Tes	st Acces	s Port—9 Pins Total					
JTAG_TCK	I	1		0	JTAG: Test clock					
DSCK	I				Debug: Debug serial clock					
JTAG_TMS	I	1		0	JTAG: Test Mode Select					



Table 2-3. Functional Signal List with Pin/Pad Count (continued)

Pin Name (o indicates default)	I/O	# of Pins	Drive (mA)	Reset Value	Description
JTAG_TDI	I	1		0	JTAG: Serial data in
DSDI	I				Debug: Serial data in
JTAG_TDO	0	1	5ma	hi-z	JTAG: Serial data out
DSDO	0				Debug: Serial data out
JTAG_TRST	I	1		0	JTAG: Active low reset
TEST_MODE0	I	1		0	Test Mode. One of four test modes
TEST_MODE1	I	1		0	Test Mode. One of four test modes
TEST_SEL0	I/O	1	5ma	1	Test inputs: Scan_en, PLL_Bypass. CK_STOP output
TEST_SEL1	I	1		0	ENID input in test mode, or CK_STOP output in functional mode
		2	15		Total Functional Pins
			Р	ower—	57 Pins Total
VDD_CORE	Р	10			Core: Power (1.8V)
VSS_CORE	Р	20			Core Ground
VSS_IO	Р				I/O Ground
VDD_IO	Р	12			I/O Power (3.3V)
VDD_MEM_IO	Р	11			I/O Power (2.5 or 3.3V) for SDRAM interface
AVDD1	Р	1			APLL: Power—MGT5100 PLL
AGND1	Р	1			APLL: Ground—MGT5100 PLL
AVDD2	Р	1			APLL: Power—Harpo PLL
GND	Р	1			Not Used. Tie to ground. Use to be Harpo APLL ground.
		272			Total Chip Pin (ball) Count

2.3 Multi-Function Pin Maps

This section gives the options available for multi-function I/O signals. The port maps below can help application designers select an implementable peripheral set and determine available GPIO pins and types for the peripheral set.

This section focuses on the peripheral pin MUXing options, not the Local Bus. Figure 2-3 shows a graphical summary of the peripheral functions available on a particular I/O port.










Figure 2-3. PSC Peripheral Multiplexing



- 1. CODEC usage leaves pin 3 open for simple GPIO.
- 2. If port otherwise unused, all five pins are available as GPIO.
- 3. CODEC plus additional GPIO from elsewhere can implement Soft Modem or RS-232 functionality.
- 4. AC'97 usage is limited to either PSC1 or PSC2, but not both.

Figure 2-4. PSC1 Port Map—5 Pins






- 1. CODEC usage leaves pin 3 open for simple GPIO.
- 2. CAN usage leaves pin 5 open for WakeUp GPIO.
- 3. CODEC plus additional GPIO from elsewhere can implement Soft Modem or RS-232 functionality.
- 4. AC97 usage is limited to either PSC1 or PSC2, but not both.
- 5. MSCAN ports 1 and 2 can be configured here or on timer/I²C ports. They cannot be split. (i.e., put CAN1 on PSC2 and CAN2 on the timer port).
- 6. CAN RX input supports WakeUp functionality.

Figure 2-5. PSC2 Port Map—5 Pins






- 1. If Soft Modem or RS-232 functionality is desired, use UARTe/CODEC function and use available GPIO from this or any other port.
- 2. Second USB port (USB2) can be configured on PSC3 or on the Ethernet port, but not both locations.


Figure 2-6. PSC3 Port Map—10 Pins





- 1. The port continues on next map (Ethernet In—Ethi).
- 2. MDC and MDIO are optional for MII operation and if not used can be Output only GPIO
- 3. Second USB port (USB2) can be configured on PSC3 or on the Ethernet port, but not both locations.
- 4. RST_config is an input function on these pins, but only during reset.

Figure 2-7. Ethernet Output Port Map—8 Pins




NOTE:

1. This port can serve as a GPIO resource when Ethernet and secondary USB are not needed. It contains 4 Simple, 4 Interrupt GPIO, and 1 WakUp GPIO.

Figure 2-8. Ethernet Input/Control Port Map—10 Pins








- 1. If not used for USB, this port is available as a GPIO resource.
- 2. USB clock source can be generated internally or sourced from IR_USB_CLK input.
- 3. Pins 3–5 are not mapped to any function other than USB.
- 4. RST_config bits are sampled only during Reset.

Figure 2-9. USB Port Map—10 Pins




- 1. Each pin is individually selectable as a Timer or GPIO. Each Timer can be individually configured as Input Capture (IC), Output Compare (OC), or Pulse Width Modulator (PWM). If a timer pin is configured as a GPIO or some other function (SPI, chip select or CAN), the timer module can still be used internally by software.
- 2. Timers 6 and 7, when configured as input capture, contain WakeUp functionality.
- 3. All Timer and GPIO function controls are within the Timer module register set.
- 4. Bits 25:24 can not be set to "11" in this case.
- 5. CAN RX input supports WakeUp functionality.

Figure 2-10. Timer Port Map—8 Pins








1. CAN RX input supports WakeUp functionality.

Figure 2-11. I²C Port Map—4 Pins (two pins each, for two I²Cs)



- 1. Because the transmit functions share the same pin, only IrDA or IR Blaster can be transmitted.
- 2. Both IrDA and IR Remote can be received at the same time.
- 3. IR_USB_CLK is 48MHz clock (same as USB) and may be used from here for USB regardless of IR/IRDA use.
- 4. IR Remote receiver input has built-in WakeUp functionality, independent of GPIO.
- 5. USB port may use this clock pin whether used by IR/IrDA or not.


Figure 2-12. IR/IrDA Port Map—4 Pins



Port Configuration Register Description



2-30



- NOTE:
 - Alternate CAN position is CAN1 on i2c1; CAN2 on Timer0/1 pins. Alternate SPI position is on Timer2/3/4/5 pins.
 - Alternate CAN cannot exist with ATA on Timer0/1, nor with CAN on PSC2.
 - Alternate SPI cannot exist with any SPI on PSC3.
 - USB2 cannot exist on both Ether and PSC3.
 - 5. For PSC1, setting 001 creates all GPIO.
 - 2nd SDRAM CS (MEM_CS1) replaces WakUp_6 pin.



SECTION 3 MEMORY MAP

3.1 Overview

The following sections are contained in this document:

- Internal Register Memory Map
- MGT5100 Memory Map, includes:
 - Memory Map Registers—MBAR + 0x0000
- Register Summaries, includes:
 - PCI XLB Configuration Registers
 - SmartComm DMA Registers
 - PSC Registers—Quick Reference
 - IrDA Registers—Quick Reference
 - SPI Registers—Quick Reference

- CAUTION -

The user should be aware that any unused or reserved register fields in the MGT5100 should not be used by software programmers. These fields may be used in future versions of the MGT5100 chip.





3.2 Internal Register Memory Map

Table 3-1. Internal Register Memory Map

Address	Name	Description	Reference
MBAR + 0x0000	MM	Memory Map registers.	Section 3.3.1
MBAR + 0x0080	ARB	Arbiter register (processor bus).	Section 6.2
MBAR + 0x0100	MC	Memory Controller registers.	Section 8.3.1
MBAR + 0x0200	CDM	Clock Distribution Module registers.	Section 5.7
MBAR + 0x0300	CSC	Chip Select Controller registers.	Section 9.7.3
MBAR + 0x0400	SCT	SmartComm Timer registers.	Section 13.7
MBAR + 0x0500	ICTL	Interrupt Controller registers.	Section 7.2.4
MBAR + 0x0600	GPT	General Purpose Timer registers.	Section 7.4.4
MBAR + 0x0700	SLT	Slice Time registers.	Section 7.5.1
MBAR + 0x0800	RTC	Real-Time Clock registers.	Section 7.6.3
MBAR + 0x0900	CAN	MSCAN registers.	Section 20.3
MBAR + 0x0B00	GPS	GPIO Standard registers	Section 7.3.2.1
MBAR + 0x0C00	GPW	GPIO Wakeup registers.	Section 7.3.2.2
MBAR + 0x0D00	PPCI	PPC PCI registers	Section 10.3.4.1 (Rx) Section 10.3.4.3 (Tx)
MBAR + 0x0E00	IR	Consumer Infra-Red registers.	Section 19.4.1 Section 19.5.1
MBAR + 0x0F00	SPI	Serial Peripheral Interface registers.	Section 17.3
MBAR + 0x1000	USB	Universal Serial Bus registers.	Section 12.4.1 Section 12.4.2 Section 12.4.3 Section 12.4.4
MBAR + 0x1200	SDMA	SmartComm DMA registers.	Section 13.3
MBAR + 0x2000	PSC1	Programmable Serial Controller 1 registers.	Section 15.2
MBAR + 0x2400	PSC2	Programmable Serial Controller 2 registers.	Section 15.2
MBAR + 0x2800	PSC3	Programmable Serial Controller 3 registers.	Section 15.2
MBAR + 0x2C00	IRDA	Infra-Red Data Association registers.	Section 16.2
MBAR + 0x3000	ETH	Ethernet registers.	Section 14.5
MBAR + 0x3800 MBAR + 0x3880	PCI	SmartComm DMA PCI registers.	Section 10.3.4.1 (Rx) Section 10.3.4.3 (Tx)
MBAR + 0x3A00	ATA	Advanced Technology Attachment registers.	Section 11.3.1 Section 11.3.2 Section 11.3.3
MBAR + 0x3D00	I ² C	Inter-Integrated Circuit registers.	Section 18.3
MBAR + 0x4000	SRAM	On-chip Static RAM memory locations.	Section 13.4



3.3 MGT5100 Memory Map

The MGT5100 memory map has the following main regions:

- MGT5100 internal register space
- Chip Selects 0–5
- SDRAM space
- PCI1 and PCI2 space

Table 3-2 shows the MGT5100 Memory Map. The location or start address of each region is programmable through Base Address Registers (BAR). Except for the register space, the size of all regions is programmable.

Table 3-2. MGT5100 Memory Map

Memory Mapped Region	Address Range Definition	Comments
Register Space	IPBI register (first register in IPBI space) defines start location of MGT5100 registers.	Base address register determines start address.
Chip Selects	CS[0:5] BAR CS[0:5] Size	Base address and range register for each of 6 chip selects. Determines regions of all LocalPlus access.
External SDRAM	SDRAM BAR SDRAM Size	Determined by amount of memory connected in system up to 128MBytes.
PCI1	PCI[1] BAR PCI[1] Size	One of two external spaces to which PCI Controller responds. Region defined by base address register and size.
PCI2	PCI[1] BAR PCI[1] Size	One of two external spaces to which PCI Controller responds. Region defined by base address register and size

3.3.1 Memory Map Registers—MBAR + 0x0000

There are 6 32-bit Memory Map registers. These registers are located at an offset from the Module Base Address Register (MBAR). Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0000 + register address

Hyperlinks to the Memory Map registers are provided below:

- Module Base Address (0x0000)—IPBAR
- SDRAM Start Address (0034)—SDRAMSTR
- CS Start Address (0004–002C)—CS0STR-CS5STR SDRAM Stop Address (0038)—SDRAMSPR
- CS Stop Address (0008–0030)—CS0SPR-CS5SPR Address Enable Control (0054)—ADDECR



3.3.1.1 Module Base Address (0x0000)—IPBAR

Table 3-3. Module Base Address (0x0000)—IPBAR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																۸R
W							i	Reserv	ed/							IPIBAI
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								IC	PIBAR							
W	1							11	IDAN							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:14	_	Reserved
15:31	IPBAR	IPBI base address register—defines where internal registers, which are connected to the IP bus, begin in the memory map. IPBAR is the upper 17 bits of the address. Using the configuration pin values, it can be configured during reset to the following addresses:
		00 = 0x00000000 01 = 0x00F00000 02 = 0xFF000000 03 = 0xFFF00000

3.3.1.2 CS Start Address (0004-002C)—CS0STR-CS5STR

Table 3-4. CS Start Address (0004–002C)—CS0STR-CS5STR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																T Y
W							F	Reserv	ed .							CSnST
VV																S
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									SnSTR							
W								Ů.								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:14	_	Reserved
15:31	CSnSTR	Chip select n start address register—defines chip select n starting address.



3.3.1.3 CS Stop Address (0008-0030)—CS0SPR-CS5SPR

Table 3-5. CS Stop Address (0008-0030)—CS0SPR-CS5SPR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																AC S
W							F	Reserv	ed .							CSnSP
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								C 9	SnSPR							
W								O.C	JI TOI IX							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:14	_	Reserved
15:31	CSnSPR	Chip select n stop address register—defines chip select n stopping address.

3.3.1.4 SDRAM Start Address (0034)—SDRAMSTR


Table 3-6. SDRAM Start Address (0034)—SDRAMSTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																IR
	1						F	Reserv	ed							\MS
W																SDRAMSTR
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								SDR	RAMST	R						
W								SDI	.,							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	Bits	Name	Description
Ī	0:14	_	Reserved
	15:31	SDRAMSTR	SDRAM start address register—defines external SDRAM starting address.

3.3.1.5 SDRAM Stop Address (0038)—SDRAMSPR

Table 3-7. SDRAM Stop Address (0038)—SDRAMSPR







	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								SDR	RAMSF	rR						
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:14	_	Reserved
15:31	SDRAMSPR	SDRAM stop address register—defines external SDRAM stopping address.

3.3.1.6 Address Enable Control (0054)—ADDECR

Table 3-8. Address Enable Control (0054)—ADDECR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R							en	en	en	_en_	en	en	en	en	en	en
	Reserved									ΑM	1 1					
W							boot	PCI2	PCI1	SDR/	CS5	CS4	CS3	CS2	CS1	CSO
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								D.	0011100	ı						
W		Reserved														
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:5	_	Reserved
6	boot_en	When set, Boot address map is enabled.
7	PCI2_en	When set, PCI2 address map is enabled.
8	PCI1_en	When set, PCI1 address map is enabled.
9	SDRAM_en	When set, SDRAM address map is enabled.
10	CS5_en	When set, Chip Select 5 address map is enabled.
11	CS4_en	When set, Chip Select 4 address map is enabled.
12	CS3_en	When set, Chip Select 3 address map is enabled.
13	CS2_en	When set, Chip Select 2 address map is enabled.
14	CS1_en	When set, Chip Select 1 address map is enabled.
15	CS0_en	When set, Chip Select 0 address map is enabled.
16:31	_	Reserved



3.4 Register Summaries

3.4.1 PCI XLB Configuration Registers

Table 3-9. Overview—PCI XLB Configuration Registers

Address \$MBAR +	Name	#	Bits	Description
0xxx00	PHIDR	0	[0:15]	Device ID
			[16:31]	Vendor ID
0xxx04	PHSCR	1	[0:15]	Status
			[16:31]	Command
0xxx08	PHCCR	2	[0:23]	Class Code
			[24:31]	Revision ID
0xxx0C	PHCR1	3	[0:7]	BIST
			[8:15]	Header Type
			[16:23]	Latency Timer
			[24:31]	Cache Line Size
0xxx10	PHBAR0	4	[0:31]	BAR0
xx14	PHBAR1	5	[0:31]	BAR1
0xxx18-xx24	_	6–9	[0:31]	Reserved
0xxx28	PHCPR	10	[0:31]	CardBus CIS Pointer
0xxx2C	PHSSR	11	[0:15]	Subsystem ID
			[16:31]	Subsystem Vendor ID
0xxx30	_	12	[0:31]	Expansion ROM Base Address
0xxx34	_	13	[0:23]	Reserved
			[24:31]	Cap_Ptr
0xxx38	_	14	[0:31]	Reserved
0xxx3C	PHMIR	15	[0:7]	Min_Gnt
			[8:15]	Max_Lat
			[16:23]	Int Pin
			[24:31]	Int Line
0xxx40-xx5C	_	16–23	[0:31]	Reserved
0xxx60	PIER	24	[0:22]	Reserved
			[23]	IE
			[24:31]	Max Retrys
0xxx64	PSR	25	[0:4]	Reserved
			[5]	RC
			[6]	TA
			[7]	IA
			[8:31]	Reserved



Table 3-9. Overview—PCI XLB Configuration Registers (continued)

Address \$MBAR +	Name	#	Bits	Description
0xxx68	PCR	26	[0:3]	Reserved
			[4]	PR
			[5]	CM
			[6]	DP
			[7]	LD
			[8:31]	Reserved
0xxx6C	PMVRrd	27	[0:7]	Win 1 Mask
			[8:15]	Win 1 Value
			[16:23]	Win 2 Mask
			[24:31]	Win 2 Value
0xxx70	PMVRwr	28	[0:7]	Win 1 Mask
			[8:15]	Win 1 Value
			[16:23]	Win 2 Mask
			[24:31]	Win 2 Value
0xxx74	PS1R	29	[0:15]	Subwindow 1 Start
			[16:31]	Subwindow 1 Stop
0xxx78	PS2R	30	[0:15]	Subwindow 2 Start
			[16:31]	Subwindow 2 Stop
0xxx7C	PWCR	31	[0:2]	Win1 CMD
			[3]	Reserved
			[4:7]	Win1 CTL
			[8:10]	Win2 CMD
			[11]	Reserved
			[12:15]	Win2 CTL
			[16:18]	Sub1 CMD
			[19]	Reserved
			[20:23]	Sub1 CTL
			[24:26]	Sub2 CMD
			[27]	Reserved
			[28:31]	Sub2 CTL



3.4.2 SmartComm DMA Registers

Table 3-10. SmartComm DMA Registers

Address \$MBAR +	Byte Lane	Name	Bits	Description			
0x1200	ips_byte_31_24	taskBar	[31:0]	Base address register for SmartComm tasks			
	ips_byte_23_16						
	ips_byte_15_8						
	ips_byte_7_0						
0x1204	ips_byte_31_24	current	[31:0]	Pointer to current task instruction (LCD or DRD)			
	ips_byte_23_16	Pointer					
	ips_byte_15_8						
	ips_byte_7_0						
0x1208	ips_byte_31_24	end	[31:0]	Pointer to last instruction of current task			
	ips_byte_23_16	Pointer					
	ips_byte_15_8						
	ips_byte_7_0						
0x120C	ips_byte_31_24	variable	[31:0]	Pointer to current task's variable table			
	ips_byte_23_16	Pointer					
	ips_byte_15_8						
	ips_byte_7_0						
0x1210	ips_byte_31_24	IntVect1	[7:0]	Interrupt vector1 (not used in MGT5100)			
	ips_byte_23_16	IntVect2	[7:0]	Interrupt vector2 (not used in MGT5100)			
	ips_byte_15_8	PtdCntrl	[16:0]	PTD control register (not used)			
	ips_byte_7_0						
0x1214	ips_byte_31_24	IntPend	[31:0]	Interrupt Pending			
	ips_byte_23_16						
	ips_byte_15_8						
	ips_byte_7_0						
0x1218	ips_byte_31_24	IntMask	[31:0]	Interrupt Mask			
	ips_byte_23_16						
	ips_byte_15_8						
	ips_byte_7_0						
0x121C	ips_byte_31_24	TCR0	[16:0]	Task control register for task 0			
	ips_byte_23_16						
	ips_byte_15_8	TCR1	[16:0]	Task control register for task 1			
	ips_byte_7_0						
0x1220	ips_byte_31_24	TCR2	[16:0]	Task control register for task 2			
	ips_byte_23_16						
	ips_byte_15_8	TCR3	[16:0]	Task control register for task 3			
	ips_byte_7_0						



Table 3-10. SmartComm DMA Registers (continued)

Address \$MBAR +	Byte Lane	Name	Bits	Description					
0x1224	ips_byte_31_24	TCR4	[16:0]	Task control register for task 4					
	ips_byte_23_16								
	ips_byte_15_8	TCR5	[16:0]	Task control register for task 5					
	ips_byte_7_0								
0x1228	ips_byte_31_24	TCR6	[16:0]	Task control register for task 6					
	ips_byte_23_16								
	ips_byte_15_8	TCR7	[16:0]	Task control register for task 7					
	ips_byte_7_0								
0x122C	ips_byte_31_24	TCR8	[16:0]	Task control register for task 8					
	ips_byte_23_16								
	ips_byte_15_8	TCR9	[16:0]	Task control register for task 9					
	ips_byte_7_0								
0x1230	ips_byte_31_24	TCRA	[16:0]	Task control register for task 10					
	ips_byte_23_16								
	ips_byte_15_8	TCRB	[16:0]	Task control register for task 11					
	ips_byte_7_0								
0x1234	ips_byte_31_24	TCRC	[16:0]	Task control register for task 12					
	ips_byte_23_16								
	ips_byte_15_8	TCRD	[16:0]	Task control register for task 13					
	ips_byte_7_0								
0x1238	ips_byte_31_24	TCRE	[16:0]	Task control register for task 14					
	ips_byte_23_16								
	ips_byte_15_8	TCRF	[16:0]	Task control register for task 15					
	ips_byte_7_0								
0x123C	ips_byte_31_24	IPR0	[7:0]	Initiator priority register for initiator 0					
	ips_byte_23_16	IPR1	[7:0]	Initiator priority register for initiator 1					
	ips_byte_15_8	IPR2	[7:0]	Initiator priority register for initiator 2					
	ips_byte_7_0	IPR3	[7:0]	Initiator priority register for initiator 3					
0x1240	ips_byte_31_24	IPR4	[7:0]	Initiator priority register for initiator 4					
	ips_byte_23_16	IPR5	[7:0]	Initiator priority register for initiator 5					
	ips_byte_15_8	IPR6	[7:0]	Initiator priority register for initiator 6					
	ips_byte_7_0	IPR7	[7:0]	Initiator priority register for initiator 7					
0x1244	ips_byte_31_24	IPR8	[7:0]	Initiator priority register for initiator 8					
	ips_byte_23_16	IPR9	[7:0]	Initiator priority register for initiator 9					
	ips_byte_15_8	IPR10	[7:0]	Initiator priority register for initiator 10					
	ips_byte_7_0	IPR11	[7:0]	Initiator priority register for initiator 11					



Table 3-10. SmartComm DMA Registers (continued)

Address \$MBAR +	Byte Lane	Name	Bits	Description
0x1248	ips_byte_31_24	IPR12	[7:0]	Initiator priority register for initiator 12
	ips_byte_23_16	IPR13	[7:0]	Initiator priority register for initiator 13
	ips_byte_15_8	IPR14	[7:0]	Initiator priority register for initiator 14
	ips_byte_7_0	IPR15	[7:0]	Initiator priority register for initiator 15
0x124C	ips_byte_31_24	IPR16	[7:0]	Initiator priority register for initiator 16
	ips_byte_23_16	IPR17	[7:0]	Initiator priority register for initiator 17
	ips_byte_15_8	IPR18	[7:0]	Initiator priority register for initiator 18
	ips_byte_7_0	IPR19	[7:0]	Initiator priority register for initiator 19
0x1250	ips_byte_31_24	IPR20	[7:0]	Initiator priority register for initiator 20
	ips_byte_23_16	IPR21	[7:0]	Initiator priority register for initiator 21
	ips_byte_15_8	IPR22	[7:0]	Initiator priority register for initiator 22
	ips_byte_7_0	IPR23	[7:0]	Initiator priority register for initiator 23
0x1254	ips_byte_31_24	IPR24	[7:0]	Initiator priority register for initiator 24
	ips_byte_23_16	IPR25	[7:0]	Initiator priority register for initiator 25
	ips_byte_15_8	IPR26	[7:0]	Initiator priority register for initiator 26
	ips_byte_7_0	IPR27	[7:0]	Initiator priority register for initiator 27
0x1258	ips_byte_31_24	IPR28	[7:0]	Initiator priority register for initiator 28
	ips_byte_23_16	IPR29	[7:0]	Initiator priority register for initiator 29
	ips_byte_15_8	IPR30	[7:0]	Initiator priority register for initiator 30
	ips_byte_7_0	IPR31	[7:0]	Initiator priority register for initiator 31
0x125C	ips_byte_31_24	res1	[31:0]	Reserved
	ips_byte_23_16			
	ips_byte_15_8			
	ips_byte_7_0			
0x1260	ips_byte_31_24	res2	[31:0]	Reserved
	ips_byte_23_16			
	ips_byte_15_8			
	ips_byte_7_0			
0x1264	ips_byte_31_24	res3	[31:0]	Reserved
	ips_byte_23_16			
	ips_byte_15_8			
	ips_byte_7_0			
0x1268	ips_byte_31_24	res4	[31:0]	Reserved
	ips_byte_23_16			
	ips_byte_15_8			
	ips_byte_7_0			



Table 3-10. SmartComm DMA Registers (continued)

Address \$MBAR +	Byte Lane	Name	Bits	Description					
0x126C	ips_byte_31_24	res5	[31:0]	Reserved					
	ips_byte_23_16								
	ips_byte_15_8								
•	ips_byte_7_0								
0x1270	ips_byte_31_24	Value1	[31:0]	Debug Module Comparator 1 Value					
	ips_byte_23_16								
	ips_byte_15_8								
	ips_byte_7_0								
0x1274	ips_byte_31_24	Value2	[31:0]	Debug Module Comparator 2 Value					
	ips_byte_23_16								
	ips_byte_15_8								
	ips_byte_7_0								
0x1278	ips_byte_31_24	Control	[31:0]	Debug Module Control Register					
	ips_byte_23_16								
	ips_byte_15_8								
	ips_byte_7_0								
0x127C	ips_byte_31_24	Status	[31:0]	Debug Module Status Register					
	ips_byte_23_16								
	ips_byte_15_8								
	ips_byte_7_0								

3.4.3 PSC Registers—Quick Reference

Table 3-11 provides hyperlinks to the 32-bit PSC registers described in Section 15.2.

NOTE: Register bits 16–31 are not shown except where used.

Table 3-11. PSC Memory Mapping

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb	
R	UART I	1 (200	0, 240	0, 280	00)—M	R1_[1	, 2, 3]	3] Unused									
W	Other	Modes	(2000), 240	0, 280	0)—MI	R1_[1,	2,3]	Unused								
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb	
R	UART Mode 2 (2000, 2400, 2800)—MR2_[1								Unused								
W	Other	Modes	(2000), 240	0, 280	0)—MI	R2_[1,	2,3]	Unused								
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb	
R									UART Mode (2004, 2404, 2804)—SR[1, 2, 3]								
W									Unused								



	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R								U	nused							
W							Node (2 odes (2			-	_	_				
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	All Ma	d== /0	Do No			CDIA	0.01					Unuse				
W	All Mod	des (2)	008, 24	108, 2	808)—	CR[1	, 2, 3]					Unuse	ea			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R					Modem	16 R	8 Rx Bu Rx Buffe ' Rx Bu	rs (20	0C, 240	OC, 280	OC)—Ŕ	RB[1, 2,				
W					Moden	116 T	8 Tx Buffe 7 Tx Bu	rs (20	0C, 24	OC, 280	OC)—	ΓΒ[1, 2,				
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R					Modem	16 R	8 Rx Bu x Buffe ' Rx Bu	rs (20	0C, 240	OC, 280	OC)—É	RB[1, 2,				
W					Moden	116 T	8 Tx Buffe 7 Tx Bu	rs (20	0C, 24	OC, 280	OC)—	ΓΒ[1, 2,				
	msb 0	1	2	3	3	4	5	6	7	8	9	10	11 1	12 13	14	15 lsb
R	Input Po						2410)-)—IPC			2]			Unus	ed		
W	,	All Mo	des (20	010, 2	410, 28	810)-	-ACR[1, 2, 3]					Unus	ed		
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R							Mode (2 Mode (
W							UART (Mode (
	msb 0	1	2	3	3	4	5	6	7	8	9	10	11 1	12 13	14	15 lsb
R	Counte	er Time	er UAR	T (20	18, 241	18, 28	818)—0	TUR[1, 2, 3]				Unus	ed		
W	Ot	her Mo	odes (2	2018, 2	2418, 2	2818)	—CTU	R[1, 2,	3]				Unuse	ed		
	msb 0	1	2	3	3	4	5	6	7	8	9	10	11	12 13	14	15 lsb
R	Counte												Unuse	ed		
W	Oth	ner Mo	des (2	01C, 2	241C, 2	281C)—CTL	R[1, 2	,3]				Unus	ed		





	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	Inte	rrunt \/	ector (2	2030 2	430 29	30)—1/	/D[1_2	31				Unu	sed			
W	line	παρι ν	ecioi (2	2030, 24	430, 20	130 <u>)</u> —1 v	'Κ[1, Ζ,	اد				Unu	sed			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		lodem8	ART (20 8/16 Mc AC97 M	de (20	34, 243	34, 2834	l)—IP[1	, 2, 3]				Unu	sed			
W				o Not								Unu	sed			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			C	o Not	Acces	5						Unu	sed			
W	UART/N		8/16 Se 7 Mode					[1, 2, 3]				Unu	sed			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	11.00 0	•		o Not				,		<u> </u>	10	Unu		10	1-7	10 100
W	UART/Mo			et (203	C, 2430	C, 284C)		_[1, 2, 3]				Unu				
			0	•	_	_	•	7		•	40	4.4	40	40	4.4	45 1-1
R	msb 0 SCC/Ir[1	2 DT Mod	3	4	5	6	7	8	9	10	11 Unu	12	13	14	15 lsb
			Mode (
W	ļ ,	AC97 N	/lode(20	40, 24	40, 284	0)—SIC	CR[1, 2]					Unu	ised			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	Rx FIF	O Num	ber of E) Data (20	058, 24	58, 285	8)—RF	NUM[1,	2, 3]			ι	Jnuse	ed		
W							Ur	nused								
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	11135 0	•						C, 245C								10 100
W			·					nused	,	, .		_ , _, _	1			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R					Ry	FIFO Da	ata (2y6	60)—RF	ΠΑΤΔ	1 2	31					
W					11/4		(ZA	50 <i>)</i> =111			~ <u>J</u>					
	_															
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R				Кx	FIFO S	tatus (2		464, 286	4)—R	FSIA	1[1, 2,	3]				
W							Ur	nused								
	mak 0	1	0	2	Α	-	e	7	O	0	40	4.4	40	40	4.4	1 <i>E</i> lab
R	msb 0	1	2	3	4	5	6	7	8	9	10	11 Unu	12 Ised	13	14	15 lsb
W	Rx FIF	O Cor	ntrol (20	68, 246	88, 286	8)—RF	CNTL[1	, 2, 3]				Unu				
V V												Onc	1364			





	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	2 13	14	15 lsb
R				Rx F	FIFO AI	arm (20	06E, 24	6E. 286	3E)—F	RFALA	RM[1.	2.31				
W							,		,		L ,	, - ,				
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	2 13	14	15 lsb
R				Rx FIF	O Rea	d Pointe	er (2072	2. 2472	. 2872)—RF	RPTR	[1, 2, 3	31			
W								,	, -	,						
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R				Rx FIF	O Write	e Pointe	er (2076	6. 2476.	. 2876	RF	WPTR	[1, 2, 3	31			
W							(, –		,		[-, _,	-1			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			Rx F	FO Las	t Read	Frame	PTR (2	07A. 24	47A. 28	87A)-	-RFLR	FPTF	R[1, 2,	31		
W							_	, -	,	· · ,			, — ,	-·J		
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			Dy El	EO Loot	+ \//rita	Eromo I	DTD (20)7C 2/	170 20	2701	DELW	/EDT	2 1 2	21		
W			KX FI	FO Last	vviite	riamei	PTK (20	J7 G, 24	170, 20	5/C)—	-KFLV	VEPIE	₹[1, ∠,	ာ		
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R					Tx	FIFO D	ata (2x	80)—T	FDAT	Δ[1 2	31					
W					- 17	0 2	rata (ZX		1 5/(1/	٠, ٢	0]					
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R				Tx	FIFO S	Status (2084, 2	484, 28	384)—	TFST	AT[1, 2	2, 3]				
W							U	nused								
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	Ty FIF	O Con	tral (20	88, 248	8 2888	N—TEC	NTI [1	2 31				Unu	ised			
W		0 0011	11101 (20	00, 240	0, 2000	,,—11 C	ΣΙΝΊ Ε[Ί,	2,0]				Unu	ised			
								'								
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R				Tx F	FIFO AI	arm (20	08E, 24	8E, 288	3E)—T	FALA	RM[1,	2, 3]				
W						•			-		- 1					
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R				Tx FIF	O Rea	d Point	er (2092	2, 2492	. 2892)—TF	RPTRI	1.2.3	81			
W				12111	J	Jiii	. (2002	_, _ 102	, 2002	, ''		., ., .	.1			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R				Tx FIF	O Write	e Pointe	er (2096	5, 2496	, 2896)—TF	WPTR	[1, 2, 3	3]			
W												-				





	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			Tx FI	FO Las	st Read	Frame	PTR (2	209A, 2	249A, 2	289A)-	—TFLI	RFPTI	R[1, 2,	3]		
W																
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			Ty FI	FO Las	st Write	Frame	PTR (2	2090 2	49C 2	89C)_	_TFI\	WEDT	R[1 2	วา		
W			1711	i O Las	or vviile	Tallie	1 111 (2	-00 0 , 2	700, Z	.000)	11 = 1	/ V I I	· \[· , Z ,	O]		

3.4.4 IrDA Registers—Quick Reference

Table 3-11 provides hyperlinks to the IrDA registers described in Section 16.2.

Table 3-12. IrDA Memory Mapping

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		MIR	R/FIR I	Modes	(2C00	—MR1 D)—MF	₹1									
W						—MR2))—MF										
		4	0			_		-	0	•	40	4.4	40	40	4.4	45 1-1
	msb 0	1	2	3	4	5	6	7 Statu	8	9 4)—SI	10	11	12	13	14	15 lsb
R										4)—31 C04)—						
W			SIR Mo													
		Oi	ther M	odes (2C04)	—CSF	 									
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R										`	C)—RI					
W						SIR	/MIR/F	FIR Tx	Buffer	s (2C0	C)—TE	3				
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						SIR/	MIR/F	IR Rx	Buffer	s (2C0	C)—RI	 3				
W						SIR	/MIR/F	IR Tx	Buffer	s (2C0	C)—TE	3				
	1									•						
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	Input I	ort S	IR/MIF	R/FIR	Chang	je (2C	10)—II	PCR								
W		Aux	iliary C	Control	(2C1	O)—AC	CR									
	'															•
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R										2C14) s (2C1	—ISR 4)—ISI	R				
W										2C14)- ((2C14	–IMR 4)—IMF	₹				



	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R)—CTU									
W	Coun	iter Tim	er MIR	/FIR Up	pper By	tes (2C	18)—C	TUR								
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R)—CTL									
W	Coun	iter i im	ier iviik	FIR LO	wer By	tes (20	1C)—C	ILK								
	h O	4	0	0	4	_	0	7	0	0	40	4.4	40	40	4.4	45 lab
R	msb 0	1	2	3	4	5	6	7	8	9	10	11 	12	13	14	15 lsb
W	-	I	nterrup	t Vecto	r (2C30)—IVR										
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R					2C34)-											
W																
L																
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R																
W			IrDA B	sit Set (2C38)-	-OP1										
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			IrDA Dia	Doost	(2020)	ODO										
W			IrDA Bit	Reset	(2030)	—OP0										
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	11130 0		:/IrDA S						T	\top	10		12	13	'-	10 130
W	1						—SICR									
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Infra	red SIR	Contro	ol 1 (2C	44)—IF	RCR1									
W		Infrared	MIR/F	IR Con	itrol 1 (2	2C44)–	-IRCR1									
									•	•		•	•			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			red SIR													
W		ınırared	IVIIK/F	IK Con	itroi 2 (2	∠U48)−	-IRCR2									
	. =		_	-		_	-	_	_	_				, -		4
D	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	-		ared SII ed MIR/													
V V					(,										
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			ared MII					•		T		1	T -	.5	Τ.,	
W	1						IRMDR									






	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			ared FII		•	,										
W		Infrare	d FIR C	ther Di	vide (20	C54)—	IRFDR									
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	11100 0	<u>'</u>					mber of I					- ''	12			10 100
W																
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R					Tx FI	FO Nur	nber of [Data (20	C5C)-	_TFN	IUM					
W																
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R						Rx FIF	Data (2C60)—	-RFD	ATA						
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R					F	Rx FIFC	Status	(2C64)-	–RF	STAT						
W																
									•	_		_	'	_		
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rx	FIFO C	ontrol (2C68)-	-RFCN	ITL									
W																
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R					R.	y FIFO	Alarm (2	2C6E)_	-RFA	ΙΔRΙΔ	1					
W						X111 O	7 (ICITIT (2	LOOL)	1(1 / (L/ (1 (1V	'					
	msb 0	1	2	3	4	5	6	7	0	9	10	11	12	13	14	15 lob
R	IIISD U		2	<u> </u>	4				8			11	12	13	14	15 lsb
W					Rx F	IFO Re	ad Poin	ter (2C7	'2)—l	RFRP	TR					
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R					Rx F	IFO Wr	ite Point	ter (2C7	6)—F	RFWF	TR					
W																
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	11150 0	'											12	13	14	13 180
W				Rx F	IFO Las	st Read	l Frame	Pointer	(2C7	A)—F	RFLRF	PTR				
	I															
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		-		Rx F	IFO Las	st Write	Frame I	Pointer (2C70	 C)—R	FLWF	PTR				
W										-						







3.4.5 SPI Registers—Quick Reference

Table 3-13 provides hyperlinks to the SPI registers described in Section 17.3.

Table 3-13. SPI Memory Mapping

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		SDI	Contro	ol 1 (0	E00.)	SDICI	D 1				SPI Con	trol 2 (0E01\	_SDIC	·D2	
W		SFI	Contro	ו וכ	-00)—	-31101	X I			,	SET CON	11012 (0101)-	-3F1C	·IXZ	
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		SDI	Baud	Rata (0F04).	_SDIF	RR.				SDI St	atus (0)F05_	_SDISE	>	
W]	511	Dauu	rtale (01 04)) I \				01101	aius (C	,, oo,–	- OI 101	`	





	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		S	PI Dat	a (0F))9) <u> </u>	PIDR						Uni	ısed			
W			, i Dai	u (01 (, ,	, IDIX						One	1000			
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		SPLE	ort Da	ta (0F	.0D)—	SPIPC)RT			SPI	Data D	irection	(0F90))—SP	BUDB	
W		0	on Da	ta (01	00)	0 0	,,,,,			0	Data D		(0) 00	, 0.	IDDIX	



SECTION 4 RESETS AND RESET CONFIGURATION

4.1 Overview

The following sections are contained in this document:

- Hard and Soft Reset Pins
- Reset Sequence
- Reset Operation
- Other Resets
- Reset Configuration

4.2 Hard and Soft Reset Pins

MGT5100 has three primary reset pins, which are implemented as open drain I/Os:

- Power-ON Reset—PORESET
- Hard Reset—HRESET
- Soft Reset—SRESET

PORESET is a Power-ON Reset (POR) input. It is asserted by an external source, most likely an RC time constant and held active for a specified period of time until power is stable to the MGT5100.

HRESET and SRESET can be asserted by an external source or they can be asserted by reset generation logic internal to MGT5100.

Internal reset logic analyzes all internal and external reset sources and asserts internal and external reset signals appropriately. When a hard or soft reset is detected, reset logic counters hold internal and external hard/soft reset asserted for 1024 reference clock cycles.

4.2.1 Power-ON Reset—PORESET

PORESET must be asserted externally when power is applied to the system for a required period of time. When PORESET is asserted, internal logic forces HRESET and SRESET active. During PORESET assertion, the MGT5100 system oscillator begins oscillation and the system APLL establishes a locked condition. During PORESET the reset configuration word is sampled to establish the initial state of various vital internal MGT5100 functions. The reset configuration word is latched internally when PORESET is de-asserted.

After PORESET is deasserted MGT5100 continues to assert HRESET and SRESET I/O pins, and internal hard and soft resets for 1024 reference clock cycles. After negation of external and internal resets, reset logic waits 16 clock cycles before recognizing another external HRESET or SRESET.

Sources of Power-ON Reset:

• External, board level reset source (push button, reset control logic etc.)

4.2.2 Hard Reset—HRESET

External HRESET is an open drain (implemented as a tri-state with data driving the enable and the input grounded) signal. HRESET requires an external pull-up. Assertion of external HRESET causes external HRESET and SRESET, and internal hard and soft resets to be asserted for 1024 reference clock cycles.

HRESET can also be asserted by internal sources. When HRESET is asserted internally, external HRESET and SRESET are also asserted.

Sources of hard reset are:

- PORESET and HRESET pins asserted
- Hard reset asserted by debug module
- Reset signal asserted by watchdog timer or checkstop reset.

4.2.3 Soft Reset—SRESET

External SRESET is an open drain signal. It is implemented as a tri-state with data driving the enable and the input grounded. SRESET requires an external pull-up. Assertion of SRESET causes assertion of an external SRESET and internal soft reset for 1024 reference clock cycles.

SRESET can also be asserted by internal sources. When SRESET is asserted internally, external SRESET is also asserted.

Sources of soft reset:

- PORESET, or HRESET or SRESET external pins asserted
- Soft reset bit in Clock Distribution Module (CDM) register asserted by processor
- Soft reset asserted by debug module



4.3 Reset Sequence




Figure 4-1. Reset sequence

4.4 Reset Operation

PORESET_B must be asserted for at least TBD us. Following deassertion of Power-ON Reset, HRESET and SRESET remain low for 1024 reference clock cycles.





Figure 4-2. PORESET Assertion

When external HRESET or SRESET is asserted, internal reset logic catches the reset signal held low and asserts internal resets for 1024 reference clock cycles. It is recommended the external reset signal be held low for 4 reference clock cycles (must catch 4 rising edges of reference clock) to prevent transitions on internal reset signals.



NOTE: If Hreset assertion coincides with a rising-edge of reference clock, Hreset of 4 clock cycles duration is sufficient for the signal to avoid being pulled-up.

Figure 4-3. Internal Hard Reset vs External HRESET Assertion



If HRESET is held low externally for more than 1024 cycles, internal Hard reset, and soft reset are driven low for just 1024 clock cycles. External SRESET is also held low for the same duration. If SRESET is held low externally for more than 1024 cycles, internal soft reset is driven low for just 1024 clock cycles.




Figure 4-4. HRESET Asserted more than 1024 Reference Clock Cycles

The Clock Distribution Module contains a register that can be written by the microprocessor to assert soft reset. Setting the sreset_b bit in this register to zero causes external SRESET and internal soft reset to be asserted for 1024 reference clock cycles.

4.5 Other Resets

MGT5100 has four other reset signals. These signals are specific to certain peripheral modules and are controlled in the context of that module, not globally.

 Bits
 Definition

 PCI_RESET
 PCI bus reset output. Generated by processor write to a PCI register

 AC'971_RES
 AC97 reset output. Generated from the AC'97 / PSC module

 JTAG_TRST
 JTAG reset input. Generated externally from JTAG or debug control logic. This input only resets the JTAG logic. Other system resets (PORESET, HRESET, and SRESET) do not reset the JTAG logic.

This is NOT a reset pin on MGT5100. The ATA reset for the external drive must be sup-

plied by the board level reset source, or if software control is required, generated via a

Table 4-1. Module Specific Reset Signals

ATA Reset

GPIO.

4.6 Reset Configuration

The MGT5100 is initialized by sampling values found on specific device pins during Power-ON-Reset (PORESET). These pins are outputs in normal operation, but are sampled as inputs during POR. External pull-up or pull-down resistors on the board are used to force a value on these pins during POR. These values are latched into the CDM reset configuration register at the end of POR, then distributed to various modules in the design. After POR, these outputs overdrive the external pull-up or pull-down resistors and behave as functional outputs. Only during POR are these pins inputs.

Table 4-2 gives the POR configuration inputs.

Table 4-2. POR Configuration Word Source Pins

Pkg Ball	Reset Config Pin	I/O Signal Name	CDM Reset Config Register Bit	Config Signal from CDM	Description
Y18	RST_CFG0	ATA_DACK	PORCFG[31]	ppc_pll_cfg_4	MGT5100 G2 Harpo Core PLL Config-
Y17	RST_CFG1	ATA_IOR	PORCFG[30]	ppc_pll_cfg_3	uration Word
W17	RST_CFG2	ATA_IOW	PORCFG[29]	ppc_pll_cfg_2	
W16	RST_CFG3	LP_RWB	PORCFG[28]	ppc_pll_cfg_1	
V14	RST_CFG4	LP_ALE	PORCFG[27]	ppc_pll_cfg_0	
Y13	RST_CFG5	LP_TS	PORCFG[26]	xlb_clk_sel	bit=0:XLB_CLK=SYS_PLL FVCO/4 bit=1:XLB_CLK=SYS_PLL FVCO/8
H02	RST_CFG6	USB11	PORCFG[25]	sys_pll_cfg_0	bit=0:SYS_PLL FVCO=16x SYS_PLL_FREF bit=1:SYS_PLL FVCO=12x SYS_PLL_FREF
H03	RST_CFG7	USB12	PORCFG[24]	sys_pll_cfg_1	bit reserved, pull low
K01	RST_CFG8	ETH0	PORCFG[23]	ipbi_rst_cfg	bit reserved, pull low
K02	RST_CFG9	ETH1	PORCFG[22]	ppc_tle	bit reserved, pull low
K03	RST_CFG10	ETH2	PORCFG[21]	ppc_msrip	microprocessor Boot Address/Exception table location. bit=0:0000_0100 (hex) bit=1:FFF0_0100 (hex)
J01	RST_CFG11	ETH3	PORCFG[20]	boot_rom_wait	bit=0:4 IP bus clocks of wait state* bit=1:48 IP bus clocks of wait state*
J02	RST_CFG12	ETH4	PORCFG[19]	boot_rom_swap	bit=0:no byte lane swap, same endian ROM image bit=1:byte lane swap, different endian ROM image



Table 4-2. POR Configuration Word Source Pins (continued)

Pkg Ball	Reset Config Pin	I/O Signal Name	CDM Reset Config Register Bit	Config Signal from CDM	Description
L03	RST_CFG13	ETH5	PORCFG[18]	boot_ram_size	For non-muxed boot ROMs: bit=0:8bit boot ROM data bus, 24bit max boot ROM address bus bit=1:16bit boot ROM data bus, 16bit boot ROM address bus For muxed boot ROMs: boot ROM address is max 25 significant bits during address tenure. bit=0:16bit ROM data bus bit=1:32bit ROM data bus
N02	RST_CFG14	ETH6	PORCFG[17]	boot_ram_type	bit=0:non-muxed boot ROM bus, single tenure transfer. bit=1:muxed boot ROM bus, with address and data tenures, ALE and TS active.

NOTE:

- 1. The external bus clock (pci_clk) is 1/2 the frequency of the internal bus clock (ipb_clk) at power-up. Therefore, 4 IP bus wait states translate to as little as 1 external wait state (i.e. peripheral must respond within 2 external clocks). The "slow" setting represents 48 IP bus clocks of wait, or 23 external clocks of wait External waits are "minus-1" because Chip Select may assert on falling edge of external bus clock (dependant on internal timing).
- 2. For muxed boot ROM types, the width of ALE & TS is 2 IP bus clocks (i.e. 1 external clock). This represents the "wide ALE" setting in the LocalPlus Controller (LPC). Care must be taken if these clock relationships are to be changed during the boot process. For the 1-to-1 internal-to-external clock setting (which must be programmed by software into the CDM), be sure to change the ALE width setting (in LPC) *after* adjusting the clock relationship. Any fetches to the boot device between these two settings results in ALE and TS being 2 external clocks wide.
- 3. Another feature for muxed boot ROM types, if they have the ability to generate an ACK signal, is ACK can be used to shorten the <u>number of wait states</u>. If not using ACK, the signal to MGT5100 MUST be in the high state. Note the use of ACK can only shorten the Chip Select low period, *not* extend it







SECTION 5 CLOCKS AND POWER MANAGEMENT

5.1 Overview

The following sections are contained in this document:

- Clock Distribution Module (CDM)
- MGT5100 Clock Domains
- Clock Relationships
- Power Management
- Power Control (Low-Power Modes)
- CDM Registers—MBAR+0x0200

5.2 Clock Distribution Module (CDM)

The CDM is the source of all internally generated clocks and reset signals. The MGT5100 clock generation uses two APLL blocks. The first system APLL takes an external reference frequency (27–33MHz) and generates the following internal clocks. See Table 5-1.

Table 5-1. Clock Distribution Module

Bits	Description
xlb_clk	Microprocessor on-chip 64-bit XL bus clock. This is the fundamental MGT5100 frequency. Maximum frequency is 132MHz.
mem_clk	SDRAM Controller memory clock supplied to external SDRAM devices. Max frequency is 132MHz.
mem_2x_clk	XL bus clock times 2 for SDRAM Controller.
mem_2x_clkb	XL bus clock times 2 for SDRAM Controller inverted.
ipb_clk	Intellectual Property Bus (IPB) clock.
pci_clk	PCI Controller clock.
48mhz_clk	48MHz clock for USB and IrDA. This clock can be sourced from the internal CDM or from an external source via the IrDA_USB_CLK pin.

The MGT5100 HIP4 system APLL has a FVCO linear frequency range of 200 MHz minimum to 400 MHz maximum.



5.3 MGT5100 Clock Domains

The MGT5100 has 5 major clock domains, which are listed below. Details are given in the sections that follow.

- G2 Clock Domain—internal processor core frequency
- Processor Bus or XL Bus Clock Domain—internal G2 processor bus
- SDRAM Memory Controller Clock Domain
- IP Bus Clock Domain—programming register and peripheral interface frequency
- PCI Clock Domain

The following smaller peripheral clock domains can be asynchronous to the fundamental clock frequencies on MGT5100:

Ethernet—The Ethernet Controller requires a 25MHz or 50MHz Tx/Rx clock. Both clocks are inputs to MGT5100, supplied from the Ethernet physical device (ETH_RXCLK, ETH_TXCLK pins). The Ethernet Controller Tx/Rx portion on MGT5100 is asynchronous to the rest of MGT5100.

USB—The Universal Serial Bus module Tx/Rx portion can be clocked by an external clock source (IR_USB_CLK pin) or can be clocked by an internally generated clock. Clock frequency is 48MHz. When the clock source is externally supplied, the USB module Tx/Rx portion is asynchronous to the rest of MGT5100.

IrDA—The Infrared Data Association module Tx/Rx portion can be clocked by an external clock source (IR_USB_CLK pin) or can be clocked by an internally generated clock.

- When generated internally, clock frequency is 48MHz.
- When generated externally, the frequency can be different.
- When the clock source is supplied externally, the IrDA module Tx/Rx portion is asynchronous to the rest of MGT5100.

NOTE: Only one pin is allocated to supply the USB and IrDA clock. If both modules require external clock generation, the frequency must be 48MHz.

PSC—The Programmable Serial Controller module is instantiated in the MGT5100 4 times (3 PSCs and 1 IrDA module). The PSC has different modes of operation. In some cases the logic is clocked by internally generated clocks (i.e., UART mode), and in others the PSC is clocked by external clock sources (i.e., CODEC mode). PSC logic is therefore asynchronous to the rest of the chip.

SPI—Serial Peripheral Interface has a clock input pin, SPI_CLK, that can be supplied externally. The SPI module therefore has a small asynchronous clock domain.

I²C—There are two Inter-Integrated Circuit modules on MGT5100. Both have input source clocks (I²Cx_CLK) and therefore asynchronous clock domains.





RTC—The Real-Time Clock has its own clock domain, which is clocked by an external 32-KHz oscillator. The two oscillator pins are RTC_XTAL_IN and RTC_XTL_OUT. There is an asynchronous boundary between this clock domain and the IP bus register interface.

JTAG—The Joint Test Action Group has its own clock domain clocked by the JTAG_TCK pin.

The following peripheral functions use clocks generated from CDM.

IR—The Infrared module uses a clock created by a baud rate generator in the IR block. The source clock is ipb_clk. The resultant clock samples the incoming IR data stream and generates the outgoing IR data stream (IR Blast).

MSCAN—The Motorola Scalable Controller Area Network module uses a clock created by an internal baud rate generator. The source clock is ipb_clk. The resultant clock samples an incoming CAN data stream and generates an outgoing data stream.




Figure 5-1. Primary Synchronous Clock Domains



5.3.1 G2 Clock Domain

G2 has its own APLL and its own clock domain, separate from the rest of the chip. The processor reference for APLL is xlb_clk. G2 can run at multiples of xlb_clk (i.e., 1x, 1.5x, 2x, 2.5x, 3x, 3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x, 8x) to a maximum frequency of 300 MHz. Table 5-2 shows the available core frequencies based on the xlb_clk frequency range.

Table 5-2. G2 Frequencies vs xlb_clk Frequencies

XLB CI	XLB Clock (MHz)		108	99	81	66	54	49.5	40.5	33	27	
	x1	132	108	99	81	66	54	49.5	40.5	33	27	
	x1.5	198	162	148.5	121.5	99	81	74.25	60.8	49.5	40.5	
ē	x2	264	216 198 1		162	132	108	99	81	66	54	
ig	x2.5	330	270	247.5	202.5	165	135	123.8	101.3	82.5	67.5	
Au H	х3		324	297	243	198	162	148.4	121.5	99	81	
Core Multiplier	x3.5			346.5	283.5	231	189	173.3	141.8	115.5	94.5	
Bus to Co	х4				324	264	216	198	162	132	108	
	x4.5					297	243	222.8	182.3	148.5	121.5	
Bus	x5					330	270	247.5	202.5	165	135	
PPL	x5.5						297	272.3	222.8	181.5	148.5	
	х6						324	297	243	198	162	
HARPO	x6.5							321.8	263.3	214.5	175.5	
È	х7								283.5	231	189	
	x7.5								303.8	247.5	202.5	
	x8								324	264	216	
NOTE: 1	NOTE: 1x and 1.5x multiply ratios are not available in this version of the MGT5100.											

Table 5-3 gives the G2 APLL and operating frequency options compared to the xlb_clk reference input. The selection of a G2 frequency is made at Power-ON Reset (POR) via the reset configuration inputs. For more information see Reset Configuration, Section 4.6.

Table 5-3. G2 APLL Configuration Options

	PPC Harpo Core Internal PLL Configuration													
hex	ppc_pll_cfg [0:1:2:3:4]	Bus to Core Multiplier	VCO Divider	BUS_CLK Frequency Range	CORE_CLK Frequency Range									
0x00	00000	1.5x	4	33–100MHz	50-150MHz									
0x01	00001	1.0x	8	50–150MHz	50-150MHz									
0x02	00010	1.0x	8	25-75MHz	25–75MHz									
0x03	00011	PLL off/by	passed	PLL off, BUS_CLK clocks core directly, 1x bus-to-core defaulted										
0x04	00100	2.0x	2	50–150MHz	100-300 MHz									
0x05	00101	2.0x	4	25-75MHz	50-150MHz									
0x06	00110	2.5x	2	40–120MHz	100-300 MHz									



Table 5-3. G2 APLL Configuration Options (continued)

	PPC Harpo Core Internal PLL Configuration												
hex	ppc_pll_cfg [0:1:2:3:4]	Bus to Core Multiplier	VCO Divider	BUS_CLK Frequency Range	CORE_CLK Frequency Range								
0x07	00111	4.5x	2	22-65MHz	100-300 MHz								
0x08	01000	3.0x	2	33–100MHz	100-300 MHz								
0x09	01001	5.5x	2	18–55MHz	100-300 MHz								
0x0A	01010	4.0x	2	25-75MHz	100-300 MHz								
0x0B	01011	5.0x	2	20-60MHz	100-300MHz								
0x0C	01100	1.5x	8	16-50MHz	25-75MHz								
0x0D	01101	6.0x	2	30-85MHz	100-300MHz								
0x0E	01110	3.5x	2	30-85MHz	100-300 MHz								
0x0F	01111 PLL off PLL off, no core clocking occurs												
0x10	10000	3.0x	4	16-50MHz	50–150MHz								
0x11	10001	2.5x	4	20-60MHz	50–150MHz								
0x12	10010	6.5x	2	15–45MHz	100-300MHz								
0x13	10011	PLL off/by	passed	PLL off, BUS_CLK clocks core directly, 1x bus-to-core defaulted									
0x14	10100	7.0x	2	14-43MHz	100-300 MHz								
0x15	10101	2.0x	4	25-75MHz	50–150MHz								
0x16	1-11-	7.4x	2	13-40MHz	100-300 MHz								
0x17	10111	4.5x	2	22-65MHz	100-300 MHz								
0x18	11000	_	_	_	_								
0x19	11001	5.5x	2	18–55MHz	100-300 MHz								
0x1A	11010	4.0x	2	25-75MHz	100-300MHz								
0x1B	11011	5.0x	2	20-60MHz	100-300MHz								
0x1C	11100	8.0x	2	12-38MHz	100-300MHz								
0x1D	11101	6.0x	2	16-50MHz	100-300MHz								
0x1E	11110	3.5x	100-300MHz										
0x1F	11111	PLL (off	PLL off, no core	clocking occurs.								
	NOTE: Shading in	nplies same mode o	can be configure	ed with ppc_pll_cfg[4]=0									

5.3.2 Processor Bus or XL Bus Clock Domain

The XL bus is the fundamental MGT5100 clock frequency. The following operate at this frequency:

- The internal processor address/data bus
- The external SDRAM Controller

All functional blocks that interface to the XL bus must operate at this frequency, or have a section of logic that operates at this frequency.



5.3.3 SDRAM Memory Controller Clock Domain

The Memory Controller uses the clocks shown in Table 5-4.

Table 5-4. SDRAM Memory Controller Clock Domain

Bits	Description
mem_clk	mem_clk is always the same frequency as xlb_clk. The maximum frequency for this clock is 132 MHz. The minimum frequency for DDR memories is 66 MHz. There is no minimum frequency for SDR memories except minimum APLL frequencies may apply.
mem_2x_clk, mem_2x_clkb	These clocks are twice the frequency of xlb_clk and are used to add more resolution to SDRAMC control signals
mem2x1x_clk	This is the memory read clock. It is phase shifted to allow more set-up time in the memory read path. It is also fed through an I/O buffer (on-chip) to facilitate phase alignment with the external SDRAM control and data signals. This clock is the same frequency as xlb_clk for SDR memories and the same frequency as mem_2x_clk for DDR memories.

Figure 5-2 shows the clock relationships for the SDRAM Controller.




Figure 5-2. Timing Diagram—Clock Waveforms for SDRAM and DDR Memories

Since the XL bus is 64bits and the SDRAM external bus is 32bits, when SDR (single data rate) SDRAM memory is used, the XL bus is only half utilized. When DDR (dual data rate) memory is used, the XL bus is fully used on SDRAM transactions, no wait stating.



MGT5100 supplies 2 external memory clocks as part of the SDRAM interface:

- MEM MEMCLK
- MEM_MEMCLK

These 2 clocks are always the same frequency as xlb_clk.

5.3.4 IP Bus Clock Domain

IP bus clock, ipb_clk, can run at the same frequency or 1/2 the frequency of xlb_clk. ipb_clk has a maximum frequency of 66 MHz. SmartComm DMA runs at the ipb_clk frequency as does all IP bus control register access logic.

5.3.5 PCI Clock Domain

The PCI bus clock or pci_clk is the fundamental frequency of the PCI bus interface. pci_clk can run at the xlb_clk frequency, at 1/2 the xlb_clk frequency or at 1/4 the xlb_clk frequency. the PCI clock has a maximum frequency of 66 MHz.

5.4 Clock Relationships

Figure 5-3 shows the CDM clock divide circuitry.




Figure 5-3. Bus Clock Ratios

Table 5-5 and Table 5-6 shows some possible internal frequencies given a reference of either 27 MHz or 33 MHz.

Table 5-5. Available System Clock Frequencies with 33MHz Input

Input Freq_ ref	PLL Fvco	PLL fb Divide	2x Mem Clock	Mem Clock	XLB Clock	IP Clock	PCI Clock	USB 48MHz	Description
33	528	16	264 (÷2)	132	132	66	66/33	Fvco/11	Fast SDRAM, Fast PCI
_	_	_	132 (÷4)	66	66	66	66/33	Fvco/11	Slow SDRAM, Fast SDMA
_			132 (÷4)	66	66	33	33/16.5	Fvco/11	Slow SDRAM, Slow SDMA, PCI
	396	12	198 (÷2)	99	99	49.5	49.5/ 24.75	Fvco/ 8.25	Medium SDRAM, SDMA, PCI

Table 5-6. Available System Clock Frequencies with 27MHz Input

Input Freq_ ref	PLL Fvco	PLL fb Divide	2x Mem Clock	Mem Clock	XLB Clock	IP Clock	PCI Clock	USB 48MHz	Description
27	432	16	216 (÷2)	108	108	54	54/27	Fvco/9	Fast SDRAM, Fast PCI
_	_	_	108 (÷4)	54	54	54	54/27	Fvco/9	Slow SDRAM, Fast SDMA
_	_	_	108 (÷4)	54	54	27	27/13.5	Fvco/9	Slow SDRAM, Slow SDMA, PCI
_	324	12	162 (÷2)	81	81	40.5	40.5/ 20.25	Fvco/ 6.75	Medium SDRAM, SDMA, PCI

5.5 Power Management

Power Management modes are listed below. Details are given in the sections that follow.

- Full-Power Mode
- Sleep Mode

The MGT5100 design is equipped with many power conservation features, which are supported in the peripherals and system logic. Peripheral power-down is controlled by writes to control registers in the MGT5100 system logic, which turns off the peripheral and gates peripherals clock. Clock control sequencer (CCS) logic, sequences the MGT5100 clock system to enter and exit a deep-sleep power mode. This limits power consumption to device leakage levels.

The MGT5100 system is driven by:

- a 27/33MHz system OSC, and
- a 32KHz real-time clock (RTC) OSC.





The 27/33MHz OSC drives the main clock system through a PLL that multiplies the frequency for the system buses and peripherals on the chip. The G2 core uses the XL bus frequency as an input to the microprocessor PLL that generates the internal core frequencies.

The RTC clock domain is completely separate from the 27/33MHz power domain and drives the RTC module.

5.5.1 Full-Power Mode

In Full-Power mode both the system PLL and microprocessor PLL are locked and the main system clocks are supplied to the MGT5100 system. In this mode, the G2 core may use the Dynamic Power Mode (DPM). If this occurs, logic not required for instruction execution is not activated. This results in a power reduction over a design that would be fully clocked during normal operation.

Performance in not decreased in Dynamic Mode. This means it should never be disabled (although it is possible) when running the core at full speed.

MGT5100 peripherals can be individually enabled based on what functionality is required by the application running and the external stimulus presented to MGT5100. Peripherals not required, can be powered-down through a write to an MGT5100 system control register. This disables the peripheral and gates the peripheral clock.

5.5.2 Sleep Mode

Sleep modes in the MGT5100 design can be exercised through microprocessor sleep mode control or powering-down peripherals. Since the OSC, system PLL and microprocessor PLL remain locked, the response time to WakeUP interrupts is faster than in the deep-sleep mode (see Deep-Sleep Mode, Section 5.6.6). Since clocks are still running in the MGT5100 chip, any interrupt normally present in the MGT5100 design can be used to wake up the power-down logic.

5.5.3 G2 Processor Power Modes

The G2 processor core power management modes are listed below. Details are given in the sections that follow.

- Dynamic Power Mode (default power state)
- Doze Mode
- Nap Mode
- Sleep Mode

These modes are controlled by writes to an internal control register. As in Full-Power Mode, peripherals can be enabled or disabled by writing to an MGT5100 system control register.



5.5.3.1 Dynamic Power Mode

This is the default power state mode. The core is fully powered and internal functional units are operating at the full processor clock speed. If Dynamic Mode is enabled, idle functional units automatically enter a low-power state. This does not effect:

- performance
- software execution
- external hardware

5.5.3.2 Doze Mode

All functional core units are disabled except for the time base/decrementer registers and the bus snooping logic. When the processor is in Doze Mode, any of the following actions brings the core into the Full-Power Mode:

- an external asynchronous interrupt
- a system management interrupt
- a decrementer (DEC) exception
- a hard or soft reset
- a machine check input (MCP) signal

In Doze Mode, the core maintains the PLL in a fully powered state and locked to the system external clock input (SYSCLK). Transition to Full-Power Mode takes only a few processor clock cycles.

5.5.3.3 Nap Mode

The Nap Mode further reduces power consumption by disabling bus snooping, leaving only the time base register and the PLL in a powered state. When in Nap Mode, any of the following actions returns the core to Full-Power Mode:

- an external asynchronous interrupt
- a system management interrupt
- a DEC exception
- · a hard or soft reset
- an MCP signal

Transition to Full-Power Mode takes only a few processor clock cycles.

5.5.3.4 Sleep Mode

Sleep Mode reduces power consumption to a minimum. It does this by disabling all internal functional units. After which, external system logic may disable the PLL and SYSCLK.





To return the core to Full-Power Mode, the PLL and SYSCLK must be enabled. After the the PLL is locked, any of the following actions returns the core to Full-Power Mode:

- an external asynchronous interrupt
- a system management interrupt
- a hard or soft reset
- an MCP signal

5.6 Power Control (Low-Power Modes)

MGT5100 supports the low-power control modes listed below. Details are given in the sections that follow.

- Normal High Mode—default, fully activated
- Normal Low Mode
- Doze High Mode
- Doze Low Mode
- Sleep Mode
- Deep-Sleep Mode
- Power Down Mode

To optimize power consumption, low-power modes can be used to dynamically activate and deactivate certain internal modules. This is done in a way such that only the modules needed are operating at any given time.

In addition to power-saving modes, the CPM architecture inherently supports optimum power consumption. When the CPM is idle, it uses its own power-saving mechanism to automatically shut down.

Low-power modes are controlled in PLPRCR[LPM] and PLPRCR[CSRC]. Events can cause automatic changes from one low-power mode to another. These events, enabled in the SCCR[PRQEN], include:

- software-initiation (through MSR[POW])
- CPM activity
- internal/external interrupt sources
- resets

Low-power mode characteristics are summarized in Table 5-7. Equations are also provided to determine approximate power consumption for each mode.




Table 5-7. MGT5100 Low-Power Modes

Operation Mode	SPLL	GCLK <i>x</i> Frequency	WakUp Method	Return Time from WakUp Event to Normal High	Typical Power Consumption at 50MHz	Functionality
Normal high LPM=00	Active	VCOOUT ÷2 ^{DFNH}	_	_	≅20mW + 1/2 ^{DFNH} W	Full
Normal low LPM=00	Active	VCOOUT ÷2 ^{DFNL+1}	Software- Initiation, or Internal or External Interrupt	Asynchronous exceptions: 3-4 VCOOUT Clocks	≅20mW + 1/2 ^(DFNL+1) W	
Doze high LPM=01	Active	VCOOUT ÷2 ^{DFNH}	Internal or External Interrupt	Synchronous exceptions 3-4 GCLK2	≅20mW + 0.4/2 ^{DFNH} W	Enabled: SIU timers, CPM, and Memory
Doze low LPM=01	Active	VCOOUT ÷2 ^{DFNL+1}	Internal or External Interrupt	Clocks	$\cong 20 \text{mW} + 0.4/$ $2^{(DFNL+1)} \text{W}$	Controller Disabled: core, MMU, caches
Sleep LPM=10	Active	Inactive	Interrupt from RTC, PIT, DEC, TB, IRQx	3-4 VCOOUT Clocks	<10mW	Enabled: RTC, periodic inter- rupt timer, timebase, and
Deep-sleep LPM=11 TEXPS=1	Inac- tive	Inactive	Interrupt from RTC, PIT, DEC, TB, IRQx	<500 OSCM Clocks 16ms-32 kHz	TBD	DEC
Power-down LPM=11 TEXPS=0	Inac- tive	Inactive	Interrupt from RTC, PIT, DEC, TB fol- lowed by external hard reset	<500 OSCM clocks + power supply WakUp (PwSp_Wake+ 16 ms at 32 kHz)	32kHz ~10μA, KAPWR = 3.0V Temperature = 50° C	

Figure 5-4 is a state diagram. Transitions between various low-power modes are shown.





- 1. Software is active only in normal high/low modes.
- 2. Software initiation of power-down mode requires the TEXP output be used by external logic to gate main power (VDDH, VDDL, and VDDSYN).

LEGEND:

CPM_ACT=(CPM Activity) and (SCCR[CRQEN]=1)
MSRPOW=(MSR[POW]=0) and (SCCR[PRQEN]=1)

Figure 5-4. MGT5100 Low-Power Mode Flowchart



5.6.1 Normal High Mode

The MGT5100 default is Normal High Mode. In this mode, the GCLKx frequency is determined by SCCR[DFNH]. All MGT5100 modules are enabled.

Normal High Mode is selected if PLPRCR[CSRC]=0 and PLPRCR[LPM]=00, or if an enabled event caused an exit from another low-power mode.

5.6.2 Normal Low Mode

Normal Low Mode takes advantages of the low-power dividers for GCLKx to enable full MGT5100 functionality. This is done at a lower frequency so that power consumption is reduced. Low-power dividers let the system reduce and restore operating frequencies of different MGT5100 sections without losing the SPLL lock. This mode is sometimes referred to as slow-go or low-gear mode.

Normal Low Mode is selected if:

- PLPRCR[CSRC]=1, and
- PLPRCR[LPM]=00

In Normal Low Mode, the GCLKx frequency is determined by SCCR[DFNL].

NOTE: PLPRCR[TMIST] should be cleared before entering Normal Low Mode.

Normal Low Mode can be entered at any time. Normal Low Mode frequency of operation can be changed dynamically. This is controlled by:

- PLPRCR[CSRC], and
- SCCR[DFNL]

Changes to these bits take effect immediately.

The following events cause MGT5100 to leave Normal Low Mode and enter Normal High Mode:

- A pending interrupt from the Interrupt Controller occurs.
 This option is maskable with SCCR[PRQEN]. These interrupts include all internal and external interrupt sources, if enabled.
- Software-initiation, by writing MSR[POW]=0.
 This option is maskable with SCCR[PRQEN].
- The communications processor (CP) receives a service request from a peripheral (SCC, SMC, etc.).

This option is maskable with SCCR[CRQEN].





5.6.3 Doze High Mode

Core software processing suspends, when software initiates the Doze High Mode. The GCLKxC clocks to the core, MMUs, and caches are disabled. However, the CPM and SIU continue to function as normal.

Doze High Mode is selected if:

- PLPRCR[CSRC]=0
- MSR[POW]=1, and
- PLPRCR[LPM]=01

In Doze High Mode, the GCLKx frequency is determined by SCCR[DFNH].

NOTE: PLPRCR[TMIST] should be cleared before entering Doze High Mode.

The MGT5100 leaves Doze High Mode and enters Normal High Mode when a pending interrupt from the Interrupt Controller occurs. These interrupts include all internal and external interrupt sources, if enabled. This action requires that SCCR[PRQEN] be set. Otherwise, MGT5100 does not wake up.

When the MGT5100 enters Normal High Mode, PLPRCR[LPM] is cleared.

When processing resumes in Normal High or Low Mode, MGT5100 jumps to the external interrupt vector to process the interrupt source. When the core returns from the exception handler via **rfi**, it resumes processing from the instruction following that which initiated entry into Doze Mode. The only exception to this is the DEC.

A WakeUp interrupt from the DEC never causes a jump to the interrupt handler. Instead, processing resumes from the instruction following that which initiated entry into low-power mode.

5.6.4 Doze Low Mode

Doze Low Mode is similar to Doze High Mode, except in addition, the system clock frequency is reduced. In Doze Low Mode, the GCLKx frequency is determined by SCCR[DFNL].

Doze Low Mode is selected if:

- PLPRCR[CSRC]=1
- MSR[POW]=1, and
- PLPRCR[LPM]=01

NOTE: PLPRCR[TMIST] should be cleared before entering Doze Low Mode.

When CPM activity occurs, MGT5100 has the option to temporarily leave Doze Low Mode and enter Doze High Mode. This option is enabled in SCCR[CRQEN].

Clocks and Power Management

When the CP finishes servicing a peripheral request, MGT5100 automatically re-enters Doze Low Mode.

When a pending interrupt from the Interrupt Controller occurs, MGT5100 leaves Doze Low Mode and enters Normal High Mode. These interrupts include all internal and external interrupt sources, if enabled. This action requires SCCR[PRQEN] be set. Otherwise, MGT5100 does not wake up.

When MGT5100 enters Normal High or Normal Low Mode, PLPRCR[LPM] is cleared.

When MGT5100 leaves Doze Low Mode, it enters Normal High Mode if SCCR[PRQEN] is set. Otherwise, it enters Normal Low Mode.

When processing resumes in Normal High or Low Mode, the MGT5100 jumps to the external interrupt vector to process the interrupt source. When the core returns from the exception handler via **rfi**, it resumes processing from the instruction following that which initiated entry into Doze Mode. The only exception to this is the DEC.

A WakeUp interrupt from the DEC never causes a jump to the interrupt handler. Instead, processing resumes from the instruction following that which initiated entry into low-power mode.

5.6.5 Sleep Mode

In Sleep Mode, SIU timers are the only internal modules activated. These include the:

- Real-Time Clock (RTC)
- Periodic Interrupt Timer (PIT)
- TimeBase (TB)
- Decrementer (DEC)

Sleep Mode is selected if PLPRCR[LPM]=10. Only PITRTCLK and TMBCLK are active in Sleep Mode. Clocks to all other modules are disabled.

NOTE: Because the SIU Memory Controller is not activated in this mode, memory refresh does not occur. In addition, PLPRCR[TMIST] should be cleared before entering Sleep Mode.

The following events cause MGT5100 to leave Sleep Mode and enter Normal High Mode:

- An external IRQx input is asserted for which WakeUp capabilities are enabled.

 IRQx interrupt wakeup capabilities are enabled in the associated SIEL[WMx] bits.
- A time-out event of the RTC, PIT, TB, or DEC occurs.





When MGT5100 leaves Sleep Mode, it enters Normal High or Normal Low Mode, depending on the state of:

- PLPRCR[CSRC], and
- SCCR[PRQEN]

When MGT5100 enters Normal High Mode, PLPRCR[LPM] is cleared.

When processing resumes in Normal High or Low Mode, MGT5100 jumps to the external interrupt vector to process the interrupt source. However, it only does this if the interrupt is enabled in SIMASK and MSR[EE].

When the core returns from the exception handler via **rfi**, it resumes processing from the instruction following that which initiated entry into Sleep Mode. The only exception to this is the DEC.

A WakeUp interrupt from the DEC never causes a jump to the interrupt handler. Instead, processing resumes from the instruction following that which initiated entry into low-power mode.

5.6.6 Deep-Sleep Mode

Deep-Sleep Mode is similar to Sleep Mode, except the SPLL is also disabled. Therefore, the WakeUp time from this mode is longer. WakeUp time from Deep-Sleep Mode is a maximum of:

- 500 OSCCLK clocks—if OSCCLK is sourced by OSCM, or
- 1000 clocks—if OSCCLK is sourced by EXTCLK.

Deep-Sleep Mode is selected if:

- PLPRCR[LPM]=11, and
- PLPRCR[TEXPS]=1

NOTE: PLPRCR[TMIST] should be cleared before entering Deep-Sleep Mode.

RTC, PIT, TB, and DEC operate in Deep-Sleep Mode *only* if their timing reference is OS-CM. In all other aspects, Deep-Sleep Mode behavior is identical to that of Sleep Mode.

5.7 CDM Registers—MBAR+0x0200

CDM uses 10 32-bit registers. All registers are located at an offset from the Module Base Address Register (MBAR). MBAR is 0x0000. The CDM offset is 0x0200. Register addresses are relative to the MBAR offset. Therefore, the actual register address is: MBAR + 0x0200 + register address



Hyperlinks to the CDM registers are provided below:

- CDM JTAG ID Number (0200)—JTAGID: 01C5301D hex, read-only
- CDM Power ON Reset Configuration (0204)— PORCFG, read-only
- CDM Bread Crumb (0208)—BC, never reset
- CDM Configuration (020C)—CFG, R/W
- CDM 48MHz Fractional Divider Configuration (0210)—FDCFG, R/W

- CDM Clock Enable (0214)—CLKEN, R/W
- CDM System Oscillator Configuration (0218)— OSCCFG, R/W
- CDM Clock Control Sequencer Configuration (021C)—CCSCFG, R/W
- CDM Soft Reset (0220)—SFTRST, R/W
- CDM System PLL Status (0224)—PLLSTA (33– 27MHz), R/W

5.7.1 JTAG ID Number (0200)—JTAGID

The CDM JTAG ID Number Register is a read-only register that contains the JTAG Identification number identifying MGT5100. The value is hard coded (01C5301D hex) and cannot be modified.

Table 5-8. CDM JTAG ID Number (0200)—JTAGID: 01C5301D hex

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		JTAG Identification Number Register														
W								U	nused							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						JTA	G Ide	ntificat	ion Nu	mber R	egister					
W		Unused														
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

5.7.2 Power ON Reset Configuration (0204)—PORCFG

This is a read-only register containing the configuration value latched at POR.

Table 5-9. CDM Power ON Reset Configuration (0204)—PORCFG

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Re	served							
W		Unused														
DECET.	Λ	Λ	Λ	0	Ο	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	0



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Reserved	boot_ ram_type	boot_ ram_size	boot_ ram_swap	boot_ ram_wait	ppc_msrip	ppc_tle	Reserved	Reserved	sys_pll_ cfg_0	xlb_ clk_sel	ppc_pll_ cfg_0	ppc_pll_ cfg_1	ppc_pll_ cfg_2	ppc_pll_ cfg_3	ppc_pll_ cfg_4
W		Unused														
RESET:		_	_	_	_	_	_	_	_		_	_		_		_

Bit	Name	Description
0–16	_	Reserved
17	boot_ram_type	
18	boot_ram_size	
19	boot_ram_swap	
20	boot_ram_wait	
21	ppc_msrip	
22	ppc_tle	
23–24	_	Reserved
25	sys_pll_cfg_0	
26	xlb_clk_sel	
27	ppc_pll_cfg_0	
28	ppc_pll_cfg_1	
29	ppc_pll_cfg_2	
30	ppc_pll_cfg_3	
31	ppc_pll_cfg_4	

5.7.3 Bread Crumb (0208)—BC

The CDM Bread Crumb Register is a 32-bit register that is not reset. Its purpose is to let firmware designs leave some status code before entering a reset condition. Since this register is never reset, the value written is available after the reset condition has ended. There is no additional functionality to this register. Name refers to trail of bread crumbs to find your way back.

Table 5-10. CDM Bread Crumb (0208)—BC

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R					-	CDM B	road (rumh	Pagist	er (Nev	or Pos	ot)				
W					`		neau (JIUIIID	rvegisi	.ci (ive	rei ives	G()				
RESET:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R					(DM B	Read (rumh	Regist	er (Nev	ıar Ras	ωt)				
W					`		neau (Jiuiiib	rtegist	.01 (140)	rei ites	Gt)				
RESET:	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_



5.7.4 Configuration (020C)—CFG

The CDM Configuration Register contains 2bits that set IPB_CLK and PCI_CLK ratios.

Table 5-11. CDM Configuration (020C)—CFG

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			De		٦ -			mode			Р	000010	ما			se
W				serve ogram								eserve ogram				S × B
								ddr								0
RESET:	0	0	0	0	0	0	0	_	0	0	0	0	0	0	0	_
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R			_					_			_					_
10/				serve ogram				ipb_ Ik_sel				eserve ogram				pci_ sel
W			1 10	gram	O			·귱 읮				ogram	U			ᇴᅌᆕ
RESET:	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1

Bit	Name	Description
0–6	_	Reserved for future use. Program 0.
7	ddr_mode	SDRAM Controller DDR memory mode, read-only. bit 0=configures SDRAM Controller for SDR SDRAM (single data rate) bit 1=configures SDRAM Controller for DDR SDRAM (double data rate)
		This register location is a read-only status bit. The controlling register is in the SDRAM Controller register map. In the CDM this bit determines the frequency and phase of mem_2x1x_clk (memory read clock)
8–14	_	Reserved for future use. Program 0.
15	xlb_clk_sel	XLB Clock Frequency
		bit 0 –XLB_CLK = CDM_SYS_PLL_FVCO/4 bit 1 –XLB_CLK = CDM_SYS_PLL_FVCO/8
		This register location is a read-only status bit. The controlling register is the POR Configuration register - cdm_reg1 [26]. In the CDM this bit determines if MEM_2X_CLK is FVCO/2 or FVCO/4.
		NOTE: This bit is currently incorrect due to an rtl coding error. It reflects cdm_reg1[27] (ppc_pll_cfg[0]), instead of cdm_reg1[26] (xlb_clk_sel).
16–22	_	Reserved for future use. Program 0.
23	ipb_clk_sel	IPB Clock Select
		bit 0 –IPB_CLK = XLB_CLK bit 1 –IPB_CLK = XLB_CLK/2
24–30	_	Reserved for future use. Program 0.
31	pci_clk_sel	IPB Clock Select
		bit 0 –PCI_CLK = IPB_CLK
		bit 1 –PCI_CLK = IPB_CLK/2



5.7.5 48MHz Fractional Divider Configuration (0210)—FDCFG

The CDM 48 MHz Fractional Divider Configuration Register contains the control bits used in the 48 MHz fractional divider.

Table 5-12. CDM 48MHz Fractional Divider Configuration (0210)—FDCFG

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			D				-en	a_ en					.1			
			Rese Progra				dsb_	_irda_ hz_e				eserved rogram				fd_en
W			Flogia	aiii 0			ext_us 48mhz	ext_ir 48mh;				ogram	U			
RESET:	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	fd r	haca	_3_cou	ınt	fd	nhace	e_2_co	unt	fo	_phase	1 001	ınt	fc	nhac	e_0_c	ount
W	iu_j	יומטפ.	_5_606	1111	lu_	_priase	<u></u> 00	uni	I C	_рпаъс	_ 1_000	uni	IC	_μπαδ	e_0_0(Julit
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0–5	_	Reserved for future use. Program 0.
6	ext_usb_48MHz_en	USB External 48MHz Clock Select
		Setting bit to 1 drives 48MHz clock tree for IRDA and USB with external clock from GPIO.
		Setting bit to 0 drives 48MHz clock tree for IRDA and USB from CDM Fractional Divider.
7	ext_irda_48MHz_en	IrDA External 48MHz Clock Select
		Setting bit to 1 drives 48MHz clock tree for IRDA and USB with external clock from GPIO.
		Setting bit to 0 drives 48MHz clock tree for IRDA and USB from CDM Fractional Divider.
8–14	-	Reserved for future use. Program 0.
15	fd_en	CDM 48MHz Fractional Divider Enable
		Setting bit to 1 enables Fractional Divide Circuitry.
		Setting bit to 0 disables Fractional Divide Circuitry.
16–19	cgfd_p3_cnt[3:0]	These fields hold 4 phase divide ratios used by the fractional divider. This
20–23	cgfd_p2_cnt[3:0]	field is incompletely decoded; bit3 is unused and fvco/11 is obtained with
24–27	cgfd_p1_cnt[1:0]	6 values.
28–31	cgfd_p0_cnt[1:0]	bits X110=fractional counter divide ration of fvco_clk/6 bits X111=fractional counter divide ration of fvco_clk/7
		bits X000=fractional counter divide ration of fvco_clk/8
		bits X001=fractional counter divide ration of fvco_clk/9
		bits X010=fractional counter divide ration of fvco_clk/10
		bits X011=fractional counter divide ration of fvco_clk/11
		bits X10X=fractional counter divide ration of fvco_clk/11



5.7.6 Clock Enable (0214)—CLKEN

The CDM Clock Enable Register, or power management register, contains control bits that enable/disable peripheral clocks. Unused peripherals can have their clock stopped, reducing power consumption.

Table 5-13. CDM Clock Enable (0214)—CLKEN

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R							erved ram 0						mem_ clk_en	pci_ clk_en	lpc_ clk_en	slt_ clk_en
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	scom_ clk_en	ata_ :lk_en	eth_ :lk_en	usb_ ik_en	spi_ lk_en	pli_ k_en	irrx_ ik_en	irtx_ k_en	psc3_ clk_en	psc2_ clk_en	psc1_ clk_en	irda_ olk_en	mscan_ clk_en	i2c_ lk_en	timer_ clk_en	gpio_ clk_en
W	SS +등	송화	et 등	S +	용	o 읒	는 읒	_두 읒	호송	g A	g A	i z 옺	msc S	등 읒	흝矣	용육
RESET:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Name	Description
0–11	_	Reserved for future use. Program 0.
12	mem_clk_en	Memory Clock Enable—controls clocks going to the SDRAM Controller module: mem_clk, mem_2x1x_clk, mem_2x_clk, mem_2x_clkb
		NOTE: Memory Controller IPB_CLK "mem_ipb_clk", not controlled by mem_clk_en.
13	pci_clk_en	PCI Bus Clock Enable—controls clocks going to the PCI bus control module: pci_xlb_clk, pci_ipb_clk, pci_clk
14	lpc_clk_en	Local Plus Bus Clock Enable—controls IPB_CLK clock going to the LP bus control module: lpc_clk
15	slt_clk_en	Slice Timer Clock Enable—controls IPB_CLK clock going to the slice timer module; slt_clk
16	scom_clk_en	Smart Comm Clock Enable—controls IPB_CLK clock going to the smart comm module: scom_clk
17	ata_clk_en	ATA Clock Enable—controls IPB_CLK clock going to the ATA disk drive control module: ata_clk
18	eth_clk_en	Ethernet Clock Enable—controls IPB_CLK clock going to the Ethernet Controller module: eth_clk
19	usb_clk_en	Universal Serial Bus Clock Enable—controls IPB_CLK clock going to the USB module: usb_clk
20	spi_clk_en	ISDN SPI Clock Enable—controls IPB_CLK clock going to the SPI module: spi_clk
21	pli_clk_en	ISDN PLI Clock Enable—controls IPB_CLK clock going to the PLI module: pli_clk
22	irrx_clk_en	Infrared Receive Clock Enable—controls IPB_CLK clock going to the IRRX module: irrx_clk
23	irtx_clk_en	Infrared Transmit Clock Enable—controls IPB_CLK clock going to the IRTX module: irtx_clk



Bit	Name	Description							
24	psc3_clk_en	PCI #3 Clock Enable—controls IPB_CLK clock going to the #3 PSC module: psc3_clk							
25	psc2_clk_en	PCI #2 Clock Enable—controls IPB_CLK clock going to the #2 PSC module: psc2_clk							
26	psc1_clk_en	PCI #1 Clock Enable—controls IPB_CLK clock going to the #1 PSC module: psc1_clk							
27	irda_clk_en	IRDA Clock Enable—controls clocks going to the IRDA module: irda_clk (IPB_CLK), irda_48mhz_clk (48MHz clock).							
28	mscan_clk_en	MSCAN Clock Enable—controls two IPB_CLK clocks going to the MSCAN module: mscan_clk, mscan_clk_b (inverted version of mscan_clk)							
29	i2c_clk_en	I2C Clock Enable—controls IPB_CLK clock going to the I ² C module: i2c_clk.							
30	timer_clk_en	Timer Clock Enable—controls IPB_CLK clock going to the timer module: timer_clk							
		TIME_CLK_EN runs at IP_CLK frequency, partial disable of timer block. 2 timers for wake-up mode do not have gated clocks.							
31	gpio_clk_en	GPIO Clock Enable—controls IPB_CLK clock going to some GPIO modules: gpio_clk							
		GPIO wake-up mode circuitry uses free running IPB_CLK: ipb_clk.							
NOTE:	OTE: Enable value 1, enables the corresponding clock. Enable value 0, disables corresponding clock.								

5.7.7 System Oscillator Configuration (0218)—OSCCFG

This register contains the System Oscillator disable bit. The system oscillator is disabled if an external clock source (not a crystal) drives the oscillator in package pin. The system oscillator is disabled to reduce power consumption (~6 mW for system oscillator).

Table 5-14. CDM System Oscillator Configuration (0218)—OSCCFG

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			Re	serve	d			osc_ able				Rese	erved			
W			Pro	ogram	0			sys_c disa				Prog	ram 0			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									served							
W								Pro	gram ()						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0–6	_	Reserved for future use. Program 0.
7	sys_osc_disable	CDM System Oscillator Disable
		bit 1=System Oscillator is disabled. External clock oscillator source is being used.
		bit 0=System Oscillator is enabled. 27-33MHz crystal is being used.




Bit	Name	Description
8–31	_	Reserved for future use. Program 0.

5.7.8 Clock Control Sequencer Configuration (021C)—CCSCFG

This register contains the configuration that controls the CCS module. The CCS module lets MGT5100 enter deep sleep power down mode (all clocks stopped).

Table 5-15. CDM Clock Control Sequencer Configuration (021C)—CCSCFG



Bit	Name	Description
0–6	_	Reserved for future use. Program 0.
7	ccs_sleep_en	CCS Module Enable
		bit 1=CCS enabled. G2 Harpo Core QREQ signal triggers deep sleep cycle.
		bit 0=CCS disabled and inactive. No deep sleep mode possible.
8–14	_	Reserved for future use. Program 0.
15	ccs_osc_sleep_en	CCS System Oscillator Disable Control
		bit 1=CCS can disable System Oscillator in deep sleep mode.
		bit 0=CCS cannot disable System Oscillator in deep sleep mode. Oscillator remains active.
16–30	_	Reserved for future use. Program 0.
31	ccs_qreq_test	CCS Test bit—Used in CCS module functional simulation to simulate a
		QREQ signal.
		bit 0=OREQ input to CCS forced active.
		bit 1=QREQ input to CCS comes directly from G2 Harpo Core.

5.7.9 Soft Reset (0220)—SFTRST

This register contains a soft reset register bit. Writing 1 causes a soft reset. The resulting soft reset condition then resets this bit.



Table 5-16. CDM Soft Reset (0220)—SFTRST

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R					-I			Docomod Posserved									
				serve ogram				F. a	Reserved Program 0								
W				. g. a				soft									
RESET:	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R								Re	served	ł							
W	Program 0																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0–6	_	Reserved for future use. Program 0.
7	cdm_soft_reset	CDM Soft Reset bit.
		bit 0=requests CDM soft reset.
		bit 1=CDM soft reset request inactive.
8–31	_	Reserved for future use. Program 0.

5.7.10 System PLL Status (0224)—PLLSTA (33-27MHz)

This register contains control bits for the CDM PLL lock detect module.

Table 5-17. CDM System PLL Status (0224)—PLLSTA (33–27MHz)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																_ _ %
	-			eserve				lock	Reserved							small_ window
l w		Program 0							Program 0							",
																[F S]
RESET:	0	0	0	0	0	0	0	_	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								ow –								
			Re	eserve	d			small	Reserved Reserved							
W	Program 0							0, 1				Prog	ram 0			
"								lock.								
RESET:	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit	Name	Description
0–6	_	Reserved for future use. Program 0.
7	pll_lock ¹	CDM System PLL Lock Detect—read-only status bit. bit 1=CDM has detected System PLL lock condition. bit 0=CDM has NOT detected System PLL lock condition.
8–14	_	Reserved for future use. Program 0.





Bit	Name	Description
15	pll_loose_lock	CDM System PLL Lock Lost—hardware can only set this bit, register write must clear bit.
		bit 1=CDM detected loss of PLL lock after PLL lock has been achieved. bit 0=CDM has not detected loss of PLL lock (state before PLL lock occurs).
		bit 0=0Divinas not detected 1035 of 1 EL 100k (State before 1 EL 100k 000df3).
16–22	_	Reserved for future use. Program 0.
23	pll_small_ lock_window	PLL Small Lock Window—pulse width used to detect rising edge of PLL FREF clock.
		bit 1=lock window pulse width 2 FVCO clock periods. FFB period 12 or 16 FVCO clks.
		bit 0=lock window pulse width 4 FVCO clock periods. FFB period 12 or 16 FVCO clks.
24–31	_	Reserved for future use. Program 0.

NOTE:

- System PLL Lock Condition—1024 System PLL FREF clock rising edges within PLL_Lock_Window (System PLL FFB rising edge). In PLL bypass mode, Lock is active after 1024 System Oscillator clock rising edges.
- 2. In current MGT5100 CDM the PLL Lock Circuitry is for information only. CDM does not wait for PLL lock to start clocks or use PLL_LOOSE_LOCK as an interrupt source.



SECTION 6 G2 PROCESSOR CORE

6.1 Overview

The following sections are contained in this document:

• Arbiter Registers—MBAR+0x0080

6.2 Arbiter Registers—MBAR+0x0080

The Arbiter use 12 32-bit active registers and has 8 32-bit reserved registers. All registers are located at an offset from the Module Base Address Register (MBAR). MBAR is 0x0000. The Arbiter offset is 0x0080. Register addresses are relative to the MBAR offset. Therefore, the actual register address is: MBAR + 0x0080 + register address

The read/write nature of each register is shown in the descriptions that follow.

- Bit 0 in all registers is the most significant bit (msb).
- Reserved bits cannot be written and read 0.
- Registers may be accessed on the following aligned boundaries:
 - 1 byte
 - 2 byte
 - word (32bit)
 - double-word (64bit)

Registers are functionally organized on word boundaries to allow easy register mask operations in the 603e.

When a bit enables or disables a function, the values are defined as:

- 0 = disabled
- 1 = enabled





Hyperlinks to the Arbiter registers are provided below:

- Arbiter Revision (0080)—ARR, read-only, reserved
- Arbiter Base Address (0084)—ABAR, reserved, R/W
- Arbiter Device Size (0088)—ADSR, read-only, reserved
- Arbiter Header Format ID (008C)—AHFIDR, read-only, reserved
- Arbiter Configuration (00C0)—ACFG, R/W
- Arbiter Version (00C4)—VER, read-only
- Arbiter Status (00C8)—STA, R/W
- Arbiter Interrupt Enable (00CC)—INTEN, R/W
- Arbiter Address Capture (00D0)—ADRCAP, read-only

- Arbiter Bus Signal Capture (00D4)—SIGCAP, R/W
- Arbiter Address Tenure Time-Out (00D8)— ADRTO, R/W
- Arbiter Data Tenure Time-Out (00DC)—DATTO, R/W
- Arbiter Bus Activity Time-Out (00E0)—BUSTO, R/W
- Arbiter Master Priority Enable (00E4)—PRIEN, R/W
- Arbiter Master Priority (00E8)—PRI, R/W
- Arbiter Base Address (00EC)—BAR, R/W
- Reserved Registers (00F0-00FC), read-only

6.2.1 Arbiter Revision Register (0080)—ARR

This read-only, reserved register contains the silicon version value for MCT4200 hardware.

Table 6-1. Arbiter Revision (0080)—ARR

msb 0 1 2 3 4 5 8 10 11 12 13 14 15 R **ARR** W RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 lsb ARR R W RESET: 0 0 0 0 0 0

 Bit
 Name
 Description

 0:31
 Version ID
 MCT4200 hardware version ID. Current version is 0x0000.

6.2.2 Arbiter Base Address Register (0084)—ABAR

This read/write, reserved register is used by the slave interface to determine the Arbiter valid address range. The valid address range is Base Address to (Base Address + 0x7F).

The Arbiter used 7 significant bits for register addressing. Significant and high order address bits are shown in Table 6-3.



Table 6-2. Arbiter Base Address (0084)—ABAR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R								^	BAR								
W									וטאוז								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R					ABAR					Reserved							
W	עסעונ										Reserveu						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:24		Upper 25 bits of the Base Address Value. Default is defined in a Verilog parameter, ARBITER_BASE_ADDRESS. ??? The lower 7 bits are always 0. ???
		NOTE: This register has no effect on the MGT5100 implementation.
25:31	_	Reserved. The lower 7 bits are always 0. Are these bits always 0 ???


Table 6-3. High Order and Significant Bits

Address Bits	Description
31:7	High Order bits
6	Selects Reserved or Working range.
5:3	Selects double word in address range.
2	Selects individual register within a double word.
1:0	Selects byte within 4-byte register.

6.2.3 Arbiter Device Size Register (0088)—ADSR

A read-only, reserved register.

Table 6-4. Arbiter Device Size (0088)—ADSR




Bit	Name	Description
0:31	DSR	Indicates address space size in bytes. Reads 0x00000080.



6.2.4 Header Format ID Register (008C)—AHFIDR

This read-only, reserved register is not used in the current implementation.

Table 6-5. Arbiter Header Format ID (008C)—AHFIDR



Bit	Name	Description
0:23	_	Reserved
24:31	HFID	Header format identifier. Reads 0x00.

6.2.5 Configuration Register (00C0)—ACFG

This read/write register is used to enable watchdog and arbiter protocol functions.

Table 6-6. Arbiter Configuration (00C0)—ACFG

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Re	servec	ı						
W	- Neserveu															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						Ras	arvad						ВА	DT	АТ	SM
W	Reserved BA DT AT SM												Oivi			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Bit	Name	Description
0:27	_	Reserved
28		Bus Activity Time-Out Enable—If enabled, the arbiter sets the Bus Activity Time-Out Status bit (Arbiter Status Register bit 29) when the Data Tenure Time-Out is reached. Bus Activity Time-Out is derived from the Arbiter Bus Activity Time-Out Count Register.



Bit	Name	Description
29	DT	Data Tenure Time-Out Enable—If enabled, the arbiter will Transfer Error Acknowledge (TEA) when the Data Tenure Time-Out is reached. Data Tenure Time-Out is derived from the Arbiter Data Tenure Time-Out Count Register. Also, the arbiter sets the Data Tenure Time-Out Status bit (Arbiter Status Regis-
		ter bit 30). Setting this bit enables the Address Tenure Time-Out. This is required to ensure a data time-out does not occur before an address acknowledge.
30	AT	Address Tenure Time-Out Enable—If enabled, the arbiter will Address Acknowledge (AACK) and TEA (if required) when the Address Tenure Time-Out is reached. Address Tenure Time-Out is derived from the Arbiter Address Tenure Time-Out Count Register.
		The arbiter also sets the Address Tenure Time-Out Status bit (Arbiter Status Register bit 31). Address Tenure Time-Out is enabled by the DT bit.
31	SM	Super Master Mode Enable—If enabled, the arbiter lets masters at priority level 1 take precedence over masters asserting the mNrptbr_b signal.
		Multiple Super Masters are granted by the Least Recently Used (LRU) algorithm.

6.2.6 Version Register (00C4)—VER

This read-only register holds the silicon version value for the Arbiter hardware.

Table 6-7. Arbiter Version (00C4)—VER msb 0 VER R RESET: 31 lsb VER R W RESET:

Bit Name Description

Hardware version ID. The current version number is 0x0001.

6.2.7 Status Register (00C8)—STA

VER

This read/write register indicates the state of watchdog functions. When a monitored condition occurs, the respective bit is set to 1. The bit remains 1 until cleared by writing 0 into that bit position. Even if the causal condition is removed, the bit remains set until cleared.



0:31



Table 6-8. Arbiter Status (00C8)—STA

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Re	eserved	4						
W								110	,301 VCC	4						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				Rese	rved				ММ	TTA	TTR	ECW	ттм	ВА	DT	AT
W	1			11636	iveu				IVIIVI	117	1110	LOVV	1 1 101	DΛ	וט	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:23	_	Reserved
24	ММ	Multiple Masters—at priority 0. If more than 1 master is recognized at priority 0, this bit is set. Once set, this bit remains set until cleared. The Arbiter recognizes priority by the mNpri signals or, if enabled, the Arbiter Master N Priority Register. This bit is intended to help with tuning dynamic priority algorithm development.
25	TTA	TT Address—The Arbiter automatically AACKs for address only TT codes. This bit is set when this occurs.
26	TTR	TT Reserved—The Arbiter automatically AACKs for reserved TT codes. This bit is set when this occurs.
27	ECW	External Control Word Read/Write—operations are not supported on the XL bus. If either occur, the arbiter AACKs and TEAs and set this bit.
28	TTM	TBST/TSIZ Mismatch—set when an illegal/reserved TBST and TSIZ[0:2] combination occurs. These combinations are TBST asserted and TSIZ[0:2]=000, 001, 011, or 1xx (x is 0 or 1).
29	BA	Bus Activity Tenure Time-Out—set when bus activity time-out counter expires.
30	DT	Data Tenure Time-Out—set when data tenure time-out counter expires.
31	AT	Address Tenure Time-Out—set when address tenure time-out counter expires.

6.2.8 Interrupt Enable Register (00CC)—INTEN

This read/write register is used to enable a status bit to cause an interrupt. If the interrupt enable and corresponding status bits are set in the Arbiter Status Register and Arbiter Interrupt Enable Register, the Arbiter asserts the arb_int_b signal. Normally, an interrupt service routine would read the status register to determine the state of the Arbiter. It is possible that multiple conditions exist that would cause a interrupt. Disabling an interrupt by writing 0 to a bit in this register does not clear the status bit in the Arbiter Status Register.

Table 6-9. Arbiter Interrupt Enable (00CC)—INTEN

	msb U	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								D.	oorvoo	1						
W								Ke	served							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				Rese	rved											
W		Reserved														
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:23	_	Reserved
24	MME	Multiple Masters at priority 0 interrupt Enable.
25	TTAE	TT Address-only interrupt Enable.
26	TTRE	TT Reserved interrupt Enable.
27	ECWE	External Control Word read/write interrupt Enable.
28	TTME	TBST/TSIZ mismatch interrupt Enable.
29	BAE	Bus Activity tenure time-out interrupt Enable.
30	DTE	Data Tenure time-out interrupt Enable.
31	ATE	Address Tenure time-out interrupt Enable.


6.2.9 Address Capture Register (00D0)—ADRCAP

This read-only register captures the address for a tenure that has:

- an address time-out
- a data time-out, or
- a TEA from another source

The captured value is held until unlocked by writing any value to the Arbiter Address Capture Register or Arbiter Bus Signal Capture Register. This value is also unlocked by writing 1 to either the Arbiter Status Register bit 30 (Data Tenure Time-out Status), or bit 31 (Address Tenure Time-Out Status). Unlocking the register does not clear it's contents.

Table 6-10. Arbiter Address Capture (00D0)—ADRCAP



Bit	Name	Description
0:31		Address that is captured when a bus error occurs. this happens on an address time-out, data time-out, or any TEA.





6.2.10 Bus Signal Capture Register (00D4)—SIGCAP

This read-only register captures TT, TBST, GBL, and TSIZ for a tenure that has:

- an address time-out
- a data time-out, or
- any TEA

These values are held until unlocked by writing any value to the Arbiter Address Capture Register or Arbiter Bus Signal Capture Register. These values are also unlocked by writing 1 to either of the following Arbiter Status Register bits:

- bit 30 (Data Tenure Time-out Status)
- bit 31 (Address Tenure Time-Out Status)

Unlocking this register does not clear the contents.

Important bus signals are captured when a bus error occurs. This happens on a address time-out, data time-out, or any TEA.

Table 6-11. Arbiter Bus Signal Capture (00D4)—SIGCAP

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Reserved								
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Reserved						TSIZ GBL TBST					TT				
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:21	_	Reserved
22:24	TSIZ	
25	GBL	
26	TBST	
27:31	TT	



6.2.11 Address Tenure Time-Out Register (00D8)—ADRTO

Table 6-12. Arbiter Address Tenure Time-Out (00D8)—ADRTO

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Po	servec	I						
W	1							110	SCIVEC	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R					P	eserve	2d							ADRT	\cap	
W	1				11	CSCIVE	- u							ADINI	O	
RESET:	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

Bit	Name	Description
0:26	_	Reserved
27:31	ADRTO	Upper 5 bits of the Address Time-Out Counter. Values represent increments of 16. Default value is 0x1F.

6.2.12 Data Tenure Time-Out Register (00DC)—DATTO

Table 6-13. Arbiter Data Tenure Time-Out (00DC)—DATTO

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Re	served	I						
W								110	301 400	1						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R					D	eserve	24							DATT	^	
W					N	eserve	z u							DATT	O	
RESET:	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

Bit	Name	Description
0:26	_	Reserved
27:31		Offset added to the upper 5 bits of the Address Time-Out Counter to derive the Data Tenure Counter. Values represent increments of 16. Default value is 0x1F.



6.2.13 Bus Activity Time-Out Register (00E0)—BUSTO

Table 6-14. Arbiter Bus Activity Time-Out (00E0)—BUSTO

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								Re	served	I						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								BUS	ΓΟ[0:	15]						

RESET: 0xFFFF

Bit	Name	Description
0:15	_	Reserved
16:31		Set the value of the Bus Activity Counter. Values represent increments of 1. Default value is 0xFFFF.

6.2.14 Master Priority Enable Register (00E4)—PRIEN

The Arbiter Master Priority Enable Register determines whether the Arbiter uses the hardwired or software programmable priority for a master. The default is enabled for all masters. Both methods may be used at the same time for different masters. This register may be written at any time. The change becomes effective 1-clock after the register is written.

When enabled, the software programmable value in the Arbiter Master N Priority Register is used as the priority for the master. When disabled, the master's priority is determined by the hardware mNpri signals, as shown in Table 6-16.

Table 6-15. Arbiter Master Priority Enable (00E4)—PRIEN

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Po	servec	I						
W								110	361 460	_						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				Rese	rved				M7	M6	M5	M4	МЗ	M2	M1	МО
W				11030	ivcu				1017	IVIO	IVIO	141-	IVIO	IVIZ	1011	1010
RESET:	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit	Name	Description
0:23	_	Reserved
24	M7	Master 7 Priority Register Enable
25	M6	Master 6 Priority Register Enable
26	M5	Master 5 Priority Register Enable



Bit	Name	Description
27	M4	Master 4 Priority Register Enable
28	М3	Master 3 Priority Register Enable
29	M2	Master 2 Priority Register Enable
30	M1	Master 1 Priority Register Enable
40	MO	Master 0 Priority Register Enable

Table 6-16. Disabled Master Priority

Master	Priority	Description							
M7-M4	_	Unused							
М3	0	CI Target Interface							
M2	1	SmartComm							
M1	2	USB							
MO	7	603e Core							

6.2.15 Master Priority Register (00E8)—PRI

The Arbiter Master N Priority Register is used to set the priority of each master if the corresponding Arbiter Master Priority Enable register bit is enabled. In conjunction with the Arbiter Master Priority Enable register, this register lets master priorities be set ignoring the mNpri signals. This register may be written at any time.

Changes to this register become effective 1-clock after the register is written. Valid values are from 0 to 7, with 0 being the highest priority. Each of the 8 fields in the register has an upper (fourth) bit reserved. This allows for a possible future expansion to 16 priority levels. Currently, the reserved bits always read 0. For future software compatibility, these bits should always be written as 0.

Table 6-17. Arbiter Master Priority (00E8)—PRI

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Rsvd		М7Р		Rsvd		M6P		Rsvd		M5P		Rsvd		M4P	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	Rsvd		МЗР		Rsvd		M2P		Rsvd		M1P		Rsvd		M0P	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0	_	Reserved
1:3	M7P	Master 7 Priority
4	_	Reserved



Bit	Name	Description
5:7	M6P	Master 6 Priority
8	_	Reserved
9:11	M5P	Master 5 Priority
12	_	Reserved
13:15	M4P	Master 4 Priority
16	_	Reserved
17:19	МЗР	Master 3 Priority
20		Reserved
21:23	M2P	Master 2 Priority
24	_	Reserved
25:27	M1P	Master 1 Priority
28	_	Reserved
29:31	M0P	Master 0 Priority

6.2.16 Base Address Register (00EC)—BAR

This register is used by the slave interface to determine the Arbiter valid address range. The valid address range is Base Address to (Base Address + 0x7F).

The Arbiter uses 7 significant bits for register addressing. Significant and high order address bits are shown in Table 6-19.

Table 6-18. Arbiter Base Address (00EC)—BAR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R									BAR							
W								•	J, (
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R					BAR							D	leserve	2d		
W					DAIN							11	CSCIVE	, u		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:24	BAR	Upper 25 bits of the Base Address Value. Default is defined in a Verilog parameter, ARBITER_BASE_ADDRESS. The lower 7 bits are always 0. This register has no effect on MGT5100 implementation.
25:31	_	Reserved




Table 6-19. High Order and Significant Bits

Address Bit	Description					
31:7	High Order bits					
6	6 Selects Reserved or Working range					
5:3	Selects double word in address range					
2	Selects individual register within a double word					
1:0	Selects byte within 4 byte register.					

6.2.17 Reserved Registers (00F0, 00F4, 00F8, 00FC)

Reserved read-only registers.

Table 6-20. Reserved Registers (00F0-00FC)



Bit	Name	Description
0:31	_	Reserved







SECTION 7 SYSTEM INTERFACE UNIT (SIU)

7.1 Overview

The following sections are contained in this document:

- Interrupt Controller, includes:
 - Interrupt Controller Registers—MBAR + 0x0500
- General Purpose I/O (GPIO), includes:
 - GPIO Standard Registers—MBAR+0x0B00
 - WakeUp GPIO Registers—MBAR+0x0C00
- General Purpose Timers (GPT), includes:
 - GPT Registers—MBAR + 0x0600
- Slice Timers, includes:
 - SLT Registers—MBAR + 0x0700
- Real-Time Clock, includes:
 - RTC Interface Registers—MBAR + 0x0800

NOTE: Watchdog timer functions are included in the GPT section.

The System Integration Unit (SIU) controls and support the functions listed above.

7.2 Interrupt Controller

A highly configurable Interrupt Controller directs all interrupt sources to the following 3 Harpo core pins:

- cint
- smi
- int

7.2.1 Block Description

The Interrupt Controller MUXes a variety of interrupt sources to the limited interrupt pins on the core. The interrupt sources and their descriptions are summarized in Table 7-1.

Table 7-1. Interrupt Sources

Source	No.	Description
External Interrupts	4	Can be programmed as level or edge sensitive. Provides interrupt requests to Interrupt Controller for external devices.
Slice Timers	2	"Tick" generators. Suitable for operating system update tick.



Table 7-1. Interrupt Sources (continued)

Source	No.	Description
General Timers	8	Generates interrupt in Input Capture mode or Internal Timer mode. Timers 6 and 7 can interrupt from NAP/DOZE power-down.
SmartComm and Peripherals	17	Various peripherals are priority programmed and encoded into HI or LO interrupt to the Interrupt Controller. SmartComm Controller interrupt is connected to HI interrupt.
RTC	2	Stopwatch and periodic
WakeUp	1(8)	These are special GPIO pins with WakeUP capability. There are 8 such pins funneled into one interrupt. The source module is gpio_wkup.
GPIO	1(8)	GPIO pins with simple interrupt capability (not available in power downmode). The source module is gpio_std.
WatchDog Timer	0	No vector handler, generates SRESET output indication.
Total	35(49)	

Table 7-1 does not include machine-check bus errors or transaction handshaking. Core interrupt pins given in Section 7.2.1.1 through Section 7.2.1.3 show core interrupt priority.

7.2.1.1 Machine Check Pin—core_mcp

NOTE: The core_mcp pin is not used. Bus errors occur on the XL bus, thus generating an internal machine-check exception, or are reflected as a normal interrupt from the offending source module.

Internally, bus errors (TEA, APE, DPE, etc.) cause a machine check exception to a single exception vector. This pin allows additional, external to the core, interrupts of the same type, but is not connected in this device.

7.2.1.2 System Management Interrupt—core_smi

The core_smi is a core pin for high priority interrupts. Table 7-2 defines the interrupts.

Table 7-2. System Management Interrupt Pin Interrupts

Interrupt	Description
Enables	The MSR[ee] bit must be set to enable interrupts at this core pin. The MSR[ee] bit is automatically cleared when an interrupt occurs. Therefore, the exception handler must re-set this bit when interrupt is cleared.
Recovery/Status	Recovery is highly dependant on system and software design. Where multiple sources are tied to the same interrupt, a status register is provided to distinguish the interrupting source.



Table 7-2. System Management Interrupt Pin Interrupts (continued)

Interrupt	Description
Timing	Assertion of this interrupt is persistent (i.e., interrupt remains until cleared). If other interrupts are pending when first interrupt is cleared, the core_smi pin should remain asserted for handling once the current exception handler re-sets the MSR[ee] bit.
Connections	Standard external and internal interrupts can be connected to this high priority interrupt. Slice timer 2 is a dedicated connection.

7.2.1.3 Standard Interrupt—core_int

Identical to core_smi, but of lower priority. This interrupt is shared by a variety of internal low priority interrupts such as WakeUp and RTC functions. Some programmable connection are provided. Table 7-3 gives a summary of the interrupt pins. Figure 7-2 shows the interrupt sources and core pins.

Table 7-3. Core Interrupt Pins Summary

Pin	Description	Sources	To Enable	Timing
core_mcp	Machine Check Pin	Tied inactive	_	_
core_cint	Critical Interrupt	SmartComm HI, IRQ0, Slice Timer1, CCS WakeUp	MSR[24]	Persistent (remains until cleared)
core_smi	System Manage- ment Interrupt	Slice timer2, Programmable interrupts	MSR[ee]	Persistent
core_int	Standard Interrupt	Programmable interrupts	MSR[ee]	Persistent




Figure 7-1. Interrupt Sources and Core Interrupt Pins



External Interrupts can be programmed as level or edge sensitive. All internal interrupt sources are generated as level sensitive and are not programmable.

7.2.2 IRQ[0:3] Interrupt Requests

IRQ[0:3] provides interrupt requests to Interrupt Controllers for external devices such as:

- graphics controllers
- ATAs
- transport de-multiplexers
- external I/O devices, etc.

These interrupts are programmable as edge or level sensitive. See Figure 7-1.

7.2.3 Interface Description




Figure 7-2. Interrupt Controller Routing Scheme



7.2.4 Interrupt Controller Registers—MBAR + 0x0500

The Interrupt Controller uses 13 32-bit registers. These registers are located at an offset from MBAR of 0x0500. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0500 + register address

Hyperlinks to the Interrupt Controller registers are provided below:

- Peripheral Interrupt Mask (0500)—Register 0
- Peripheral Priority and HI/LO Select 1 (0504)— Register 1
- Peripheral Priority and HI/LO Select 2 (0508)— Register 2
- Peripheral Priority and HI/LO Select 3 (050C)— Register 3
- External Enable and External Types (0510)— Register 4
- Register 5
- Main Interrupt Priority and INT/SMI Select 1 (0518)—Register 6

- Main Interrupt Priority and INT/SMI Select 2 (051C)—Register 7
- PerStat, MainStat, CritStat Encoded (0524)— Register 9
- Critical Interrupt Status All (0528)—Register A
- Main Interrupt Status All (052C)—Register B
- Peripheral Interrupt Status All (0530)—Register C
- Critical Priority and Main Interrupt Mask (0514)—
 Peripheral Interrupt Status All (0538)—Register E

7.2.4.1 Peripheral Interrupt Mask (0500)—Register 0

Table 7-4. Peripheral Interrupt Mask (0500)—Register 0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Pe	r_masl	(
W										•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R			Dor n	a a a l							Dos	erved				
W	1		Per_n	iiask							Res	ervea				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
_	Per_mask	Bits 0:21—To mask/accept individual peripheral interrupt sources. This masking is in addition to interrupt enables, which may exist in each source module.
		0=Default. Accept interrupt from source module. 1=Ignore interrupt from source module. Important—See Note 1.
0	Per_mask	SmartComm interrupt source
1	Per_mask	Peripheral 1 (PSC1)
2	Per_mask	Peripheral 2 (PSC2)
3	Per_mask	Peripheral 3 (PSC3)

Bits	Name	Description
4	Per_mask	Peripheral 4 (IRDA)
5	Per_mask	Peripheral 5 (Ethernet)
6	Per_mask	Peripheral 6 (USB)
7	Per_mask	Peripheral 7 (ATA)
8	Per_mask	Peripheral 8 (PCI Control module)
9	Per_mask	Peripheral 9 (PCI SC Initiator RX)
10	Per_mask	Peripheral 10 (PCI SC Initiator TX)
11	Per_mask	Peripheral 11 (ISDN A)
12	Per_mask	Peripheral 12 (ISDN B)
13	Per_mask	Peripheral 13 (SPI modf)
14	Per_mask	Peripheral 14 (SPI spif)
15	Per_mask	Peripheral 15, which is I2C1
16	Per_mask	Peripheral 16, which is I2C2
17	Per_mask	Peripheral 17, which is CAN1
18	Per_mask	Peripheral 18, which is CAN2
19	Per_mask	Peripheral 19, which is IR_RX
20	Per_mask	Peripheral 20, which is IR_TX
21	Per_mask	Peripheral 21, which is XLB Arbiter
22:31	_	Reserved

NOTE:

7.2.4.2 Peripheral Priority and HI/LO Select 1 (0504)—Register 1

Table 7-5. Peripheral Priority and HI/LO Select 1 (0504)—Register 1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Per0_pri			Per1_pri				Per2_pri				Per3_pri				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	Per4_pri			Per5_pri				Per6_pri					Per7_pri			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

^{1.} Setting these bits prevents an interrupt being presented to the core pins for the masked sources. Encoded status indications (PSe in Reg9) are suppressed, but the binary "all" status bits (PSa in RegC) are active as long as the source module is presenting an active input to the Interrupt Controller.




Bits	Name	Description
_	Per[x]_pri	Priority encoding is done using 4 configuration bits per input source. Each group of 4bits controls the source priority in relation to other peripheral sources. The most significant bit (msb) of each config nibble is called the HI/LO or "bank" bit.
		If this bit is high it implies not only a high priority, but causes this interrupt source to assert a HI interrupt condition. Under most circumstances this creates a Critical Interrupt assertion to the core. See Note 1.
		Peripherals with identical priority settings (either zero or non-zero) are default prioritized with "lower peripheral has higher priority". In other words, Per1 has a default priority higher than Per2.
0:3	Per0_pri	Peripheral 0 = SmartComm interrupt (fixed as highest peripheral)
4:7	Per1_pri	Peripheral 1 = PSC1 interrupt source
8:11	Per2_pri	Peripheral 2 = PSC2
12:15	Per3_pri	Peripheral 3 = PSC3
16:19	Per4_pri	Peripheral 4 = IRDA
20:23	Per5_pri	Peripheral 5 = Ethernet
24:27	Per6_pri	Peripheral 6 = USB
28:31	Per7_pri	Peripheral 7 = ATA

NOTE:

7.2.4.3 Peripheral Priority and HI/LO Select 2 (0508)—Register 2

Table 7-6. Peripheral Priority and HI/LO Select 2 (0508)—Register 2



Bits	Name	Description
_	Per[x]_pri	Identical to Peripheral_Priority 1 Register, but related to peripheral interrupt sources 8 through 15. All bits are programmable and significant.
0:3	Per8_pri	Peripheral 8 = PCI Control module
4:7	Per9_pri	Peripheral 9 = PCI SC Initiator RX
8:11	Per10_pri	Peripheral 10 = PCI SC Initiator TX
12:15	Per11_pri	Peripheral 11 = ISDN A



^{1.} Per0_pri, associated with the SmartComm interrupt source, is not programmable and always has the highest peripheral priority and always results in a HI interrupt condition to the Interrupt Controller. These bits are writable and readable, but have no effect on controller operation.

Bits	Name	Description							
16:19	Per12_pri	Peripheral 12 = ISDN B							
20:23	Per13_pri	Peripheral 13 = SPI modf							
24:27	Per14_pri	Peripheral 14 = SPI spif							
28:31	Per15_pri	Peripheral 15 = I2C1							

7.2.4.4 Peripheral Priority and HI/LO Select 3 (050C)—Register 3

Table 7-7. Peripheral Priority and HI/LO Select 3 (050C)—Register 3

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R W	Per16_pri				Per17_pri				Per18_pri					Per19_pri			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R W	Per20_pri				Per21_pri				Reserved								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bits	Name	Description
_	Per[x]_pri	Identical to Peripheral_Priority 2 register, but related to peripheral interrupt sources 16–21. All bits are programmable and significant.
0:3	Per16_pri	Peripheral 16 = I2C2
4:7	Per17_pri	Peripheral 17 = CAN1
8:11	Per18_pri	Peripheral 18 = CAN2
12:15	Per19_pri	Peripheral 19 = IR_RX
16:19	Per20_pri	Peripheral 20 = IR_TX
20:23	Per21_pri	Peripheral 21 = XLB Arbiter
24:31	_	Reserved

7.2.4.5 External Enable and External Types (0510)—Register 4

Table 7-8. External Enable and External Types (0510)—Register 4

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		Rese	wad			ECI	.R(4)		Etv	ре0	Ety	no1	Etv	pe2	Et	ype2
W		116361	veu			LOL	.1\(\4)		Lty	peo	Lty	pe i	Lty	pez	_ L.	ypez
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	D.	serve	4	MEE		EEN	IA (4)				D	eserve	4			CEb
W		30176	J	IVIEE		CEN	ı∧(+)				N	.636176	u			CED
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
0:3	_	Reserved
_	ECLR[x]	These bits clear external IRQ interrupt indications. When an IRQ input is configured as an edge-sensitive input, the Interrupt Controller must be notified that the specific interrupt has been serviced. Software must write 1 to the appropriate bit position to clear the interrupt indication. ECLR bits are always read as 0 (i.e., they do not contain status).
4	ECLR0	IRQ[0], write 1 to clear
5	ECLR1	IRQ[1], write 1 to clear
6	ECLR2	IRQ[2], write 1 to clear
7	ECLR3	IRQ[3], write 1 to clear
8:9	Etype0	These bits control how the Interrupt Controller interprets the IRQ[0] input pin. 00 = Input is level sensitive and active hi 01 = Input is edge sensitive, rising edge active" 10 = Input is edge sensitive, falling edge active" 11 = Input is level sensitive, and active low"
10:11	Etype1	Same as above, but for the $\overline{\text{IRQ}}[1]$ input pin.
12:13	Etype2	Same as above, but for the IRQ[2] input pin.
14:15	Etype3	Same as above, but for the IRQ[3] input pin.
16:18	_	Reserved—unused bits, writing has no effect, always read as 0.
19	MEE	Master External Enable—clearing this bit masks all IRQ input transitions (including status indications). It is expected to be a debug bit only.
_	EENA[x]	Individual enable bits for each $\overline{\text{IRQ}}$ input pin. Setting the associated bit lets the related $\overline{\text{IRQ}}$ pin generate interrupts. In either case, status indications in PSa and CSa (RegC) are active.
20	EENA0	ĪRQ[0]
21	EENA1	IRQ[1]
22	EENA2	ĪRQ[2]
23	EENA3	IRQ[3]
24:30	_	Reserved
31	CEb	Critical Enable—a special control bit, which if set, directs critical interrupt sources to the normal core Interrupt pin. This is for system programmer who prefers to handle all interrupts in a single ISR. The status operation remains unchanged, it is necessary to parse Critical Status
		information prior to Normal Status information to detect critical interrupt sources routed to the normal interrupt pin.



7.2.4.6 Critical Priority and Main Interrupt Mask (0514)—Register 5

Table 7-9. Critical Priority and Main Interrupt Mask (0514)—Register 5

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Crit0_	_Pri	Crit1	_Pri	Crit2	2_Pri	Crit	3_Pri			R	eserve	d			Main_ Mask
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Mai	n_Mas	٠L						
W								iviai	ii_ivias	or.						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
		Description
0:1	Crit0_Pri	Priority encoding value for Critical Interrupt 0, IRQ[0] input pin.
		There are four Critical Interrupt sources that can be uniquely prioritized (a higher Priority value creates a higher priority, i.e. a value of 3 is the highest priority value). In the case of identical priority value, the lower numbered interrupt source has priority. This makes IRQ[0] the highest default priority (being the
		lowest numbered source).
2:3	Crit1_Pri	Priority encoding value for Slice_Timer1 interrupt source. Hard-wired as critical interrupt source number 1, it has the second highest default priority.
4:5	Crit2_Pri	Priority encoding value for HI_int interrupt source. Hard-wired as critical interrupt source number 2. It is programmable such that any peripheral source can be directed to it, and thus get maximum priority service.
6:7	Crit3_Pri	Priority encoding value for CCS WakeUp source. Hard-wired as critical interrupt source number 3.
8:14	_	Reserved
_	Main_Mask[x]	To mask/accept individual main interrupt sources (as opposed to peripheral or critical interrupt sources). This masking is in addition to interrupt enables, which may exist in each source module.
		0=Default. Accept interrupt from source module. 1=Ignore interrupt from source module.
		Take care if masking LO_int, which is a collection of multiple Peripheral sources in a single presentation. Masking LO_int essentially prevents any LO Peripheral from generating an interrupt, even when those interrupts are enabled (i.e., unmasked) in Per_Mask, Reg0. Important—See Note 1.
15	Main_Mask0	SliceTimer2, which is hardwired to SMI interrupt output. See Note 2.
_	_	Interrupt sources below are bank/priority programmable (in Reg6 and Reg7).
16	Main_Mask1	IRQ[1] (IRQ[1] input pin interrupt)
17	Main_Mask2	IRQ[2] (IRQ[2] input pin interrupt)
18	Main_Mask3	IRQ[3] (IRQ[3] input pin interrupt)
19	Main_Mask4	LO_int (source programmable from Peripheral ints)



Bits	Name	Description
20	Main_Mask5	RTC_pint (Real time clock, periodic interrupt)
21	Main_Mask6	RTC_sint (Real time clock, stopwatch interrupt)
22	Main_Mask7	GPIO_std (collected GPIO interrupts, non-WakeUp)
23	Main_Mask8	GPIO_wkup (collected WakeUp interrupts)
24	Main_Mask9	TMR0 (internal Timer resource)
25	Main_Mask10	TMR1 (internal Timer resource)
26	Main_Mask11	TMR2 (internal Timer resource)
27	Main_Mask12	TMR3 (internal Timer resource)
28	Main_Mask13	TMR4 (internal Timer resource)
29	Main_Mask14	TMR5 (internal Timer resource)
30	Main_Mask15	TMR6 (internal Timer resource)
31	Main_Mask16	TMR7 (internal Timer resource)

NOTE:

- 1. Setting these bits prevents an interrupt being presented to the masked sources core pins. Encoded status indications (MSe in Reg9) are therefore suppressed, but the binary all status bits (MSa in RegB) are active as long as the source module is presenting an active input to the Interrupt Controller. Masking IRQ[1:3], is redundant with External ENA bits in Reg4, but both masks are applied.
- 2. SliceTimer2 is hard-coded and neither bank nor priority adjustable.

7.2.4.7 Main Interrupt Priority and INT/SMI Select 1 (0518)—Register 6

Table 7-10. Main Interrupt Priority and INT/SMI Select 1 (0518)—Register 6

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R		Main1	Dri			Main	2 Pri			Main	.3_Pri		Main4_Pri				
W	Main1_Pri				Main2_Pri					iviaii	IO_I II			ivian			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R		Main5	Dri			Main	6 Dri			Main	7 Dri			Mai	n8_Pri		
W		IVIAIIIO			Main6_Pri				Main7_Pri					iviaii	110_1 11		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bits	Name	Description
0:3	Main1_pri	Main interrupt source 1 (IRQ[1]) priority encoding value.
		All four bits are used to set a priority value (higher value equals higher priority). MSbit is also used as a bank bit to direct this interrupt source to SMI interrupt output (if bank = 1), or to normal INT interrupt output (if bank = 0).
		For interrupt sources set at the same priority value, default priority is the lower numbered interrupt has higher priority. This means main source 1 has a higher default priority than main source 2. See Note 1.
4:7	Main2_pri	Main interrupt source 2 (IRQ[2] input pin) priority encoding value.
8:11	Main3_pri	Main interrupt source 3 (IRQ[3] input pin) priority encoding value.



	V	M	7	
	4	lack		

Bits	Name	Description
12:15	Main4_pri	Main interrupt source 4 (LO_int) priority encoding value. LO_int is a collection of any Peripheral Interrupts directed to this interrupt source. Peripheral interrupts sources are directed to either LO_int, or to the critical interrupt source HI_int.
16:19	Main5_pri	Main interrupt source 5 (RTC_periodic) priority encoding value.
20:23	Main6_pri	Main interrupt source 6 (RTC_stopwatch) priority encoding value.
24:27	Main7_pri	Main interrupt source 7 (GPIO_std) priority encoding value. GPIO_std is a collection of all simple interrupt GPIO pins enabled for Interrupt operation.
20:23	Main8_pri	Main Interrupt source 8 (GPIO_wkup) priority encoding value.
		GPIO_wkup is a collection of all enabled WakeUp capable GPIO sources. WakeUp interrupt sources also operate in normal powered-up modes so all GPIO interrupt sources are represented by main interrupt sources 7 and 8 (also see Timer GPIOs in Reg7).
NOTE:		

7.2.4.8 Main Interrupt Priority and INT/SMI Select 2 (051C)—Register 7

Table 7-11. Main Interrupt Priority and INT/SMI Select 2 (051C)—Register 7

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R	Main9_Pri				Main10_Pri					Main	11_Pri		Main12_Pri				
W																	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R		NA = : = 4	0 D:			N 4 = 1 = 4	14 🕞			NA - :	45 D.:			N.4 - :	40 D-		
W	Main13_Pri				Main14_Pri			Main15_Pri				Main16_Pri					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bits	Name	Description
0:3	Main9_pri	Main interrupt source 9 (TMR0) priority encoding value.
		All 4bits are used to set a priority value (higher value equals higher priority). The msb is also used as a bank bit to direct this interrupt source to SMI interrupt output (if bank = 1), or to normal INT interrupt output (if bank = 0).
		For interrupt sources set at the same priority value, default priority is the lower numbered interrupt has higher priority. This means main source 9 has a higher default priority than main source 10.
		Timer 0 is one of eight internal timer resources that can be configured as input capture, output compare, or PWM output. As such, there is an I/O pin associated with each timer. The timer can use this pin as GPIO, in which case the internal timer function becomes available. These eight timers complete the MGT5100 GPIO structure. All potential GPIO interrupt sources are represented by main sources 7, 8, and 9–16.
4:7	Main10_pri	Main interrupt source 10 (TMR1) priority encoding value.
8:11	Main11_pri	Main interrupt source 11 (TMR2) priority encoding value.


Main source 0 (slice_timer2) is not listed, it is fixed as both the highest priority main interrupt and to generate an SMI interrupt output only.



Bits	Name	Description
12:15	Main12_pri	Main interrupt source 12 (TMR3) priority encoding value.
16:19	Main13_pri	Main interrupt source 13 (TMR4) priority encoding value.
20:23	Main14_pri	Main interrupt source 14 (TMR5) priority encoding value.
24:27	Main15_pri	Main interrupt source 15 (TMR6) priority encoding value. See Note 1.
20:23	Main16_pri	Main interrupt source 16 (TMR7) priority encoding value. See Note 1.
NOTE: 1. Th	nis timer has W	/akeUp functionality and therefore can provide a WakeUp interrupt source.

7.2.4.9 PerStat, MainStat, CritStat Encoded (0524)—Register 9

Table 7-12. PerStat, MainStat, CritStat Encoded (0524)—Register 9



Bits	Name	Description
0:1	_	Reserved
4:7	PSe	Peripheral Status Encoded—makes a singular indication of the current peripheral interrupt (6bits indicating 1 of 22 possible peripheral interrupts). The msb operates as a flag bit and is set if any peripheral interrupt is currently being presented by the Interrupt Controller (e.g., if peripheral interrupt source 0 is current, then this register reads as 0x20). Normally it would not be necessary to clear this status register since all peripheral interrupt sources are level sensitive. Once an interrupt source negates at the input of the controller, the new input condition is re-evaluated without software intervention. However, if ISR does not clear the interrupt source (at the source module), then the controller is locked on the current interrupt and cannot re-evaluate the input condition (possibly to detect the presence of a higher priority interrupt). Therefore, ISR can force a re-evaluation of the input condition by writing 1 to the msb of PSe. This sticky-bit clear operation is optional and can be used at the discretion of the ISR writer. The encoded value cross-reference to a specific source is described in Reg0 (peripheral mask) and re-stated in RegC (peripheral status all). In all cases, the peripheral status encoded value converts to a single source module (i.e., no addi-
		tional status parsing is required at the Interrupt Controller).
8:9	_	Reserved



Bits	Name	Description
11:15	MSe	Main Status Encoded—makes a singular indication of the current main interrupt (6 bits indicating 1 of 17 possible main interrupts).
		The msb operates as a flag bit, as described above. The msb can also be written to 1 to force a re-evaluation of the main interrupt sources.
		The cross-reference of the encoded value to a particular source is described in Reg5 (main mask) and re-stated in RegB (main status all).
		All MSe values convert to a single source module, EXCEPT Main source 4 (LO_int), which indicates a peripheral source is active. In this case it is necessary to parse the PSe to determine which peripheral source is active. See Note 1.
16:20	_	Reserved
21:23	CSe	Critical Status Encoded—makes a singular indication of the current critical interrupt (3bits indicating 1 of 4 possible interrupts).
		The msb operates as a Flag bit, as described above. This msb can also be written to 1 to force a re-evaluation of the critical interrupt sources.
		$00 = \overline{IRQ}$ input pin is the source. See Note 2.
		01 = Slice Timer 1 is the source. 10 = HI_int is the source. See Note 3.
		11 = CCS module is the source. WakeUp from deep-sleep. See Note 4.
24:30	_	Reserved
31	CEbSh	Critical Enable bar Shadow bit—this is a special bit that shadows the setting programmed into Reg4 (bit 31). This bit indicates whether Critical interrupt sources have or have not been directed to the normal INT core pin.
		If Critical interrupts are directed to INT (CEbSh = 1), to detect higher priority interrupt sources, INT ISR must always parse the CSe prior to MSe or PSe. All other processing remains the same.
		This shadow bit is provided here so a single read to this register can obtain all necessary information to make the interrupt source determination.

NOTE:

- 1. For Main sources 1, 2, and 3 that represent IRQ[1:3] respectively, if the IRQ pin is set as edge sensitive, it is REQUIRED that the MSe flag bit be cleared (i.e., written to 1) or the appropriate ECLR bit in Reg4 be set to clear this interrupt indication. Only one method should be used, not both (this limit is only true for multiple edge-sensitive IRQ inputs).
- 2. For IRQ[0] set as edge sensitive, it is REQUIRED that either the CSe flag bit be cleared (i.e., written to 1) or the ECLR[0] bit in Reg4 be set to clear this interrupt indication. You can do both if desired, and you can do it regardless of the IRQ[0] interrupt type.
- 3. This indicates a peripheral source programmed for HI bank priority is the source. It is necessary to parse the PSe value to determine the peripheral source module.
- 4. For recovery from deep-sleep mode, it is necessary to acknowledge this WakeUp interrupt by writing 1 to the msb of this field (CSe). Only then does the CCS module release it's power-down internal signal and let MGT5100 operate normally.





7.2.4.10 Critical Interrupt Status All (0528)—Register A

Table 7-13. Critical Interrupt Status All (0528)—Register A

msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Reserved				CSa				Reserved								
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
							Re	served	I							
											0				0	
	0	Reser 0 0 16 17	Reserved 0 0 0 16 17 18	Reserved 0 0 0 0 16 17 18 19	Reserved 0 0 0 0 0 16 17 18 19 20	Reserved CS 0 0 0 0 0 0 16 17 18 19 20 21	Reserved CSa 0 0 0 0 0 0 0 16 17 18 19 20 21 22	Reserved CSa 0 0 0 0 0 0 0 0 16 17 18 19 20 21 22 23 Re	Reserved CSa 0 0 0 0 0 0 0 0 0 16 17 18 19 20 21 22 23 24 Reserved	Reserved CSa 0	Reserved CSa 0	Reserved CSa Reserved 0	Reserved CSa Reserved 0	Reserved CSa Reserved 0	Reserved CSa Reserved 0	

Bits	Name	Description
0:3	_	Reserved
_	CSa[x]	Critical Interrupt Status All—Indicates all pending interrupts, including the currently active interrupt (if any). CSa is binary, showing each active interrupt input in its corresponding bit position. See Note 1. Number in parenthesis indicates equivalent encoded value in CSe, Reg9.
4	CSa0	indicates IRQ[0] interrupt
5	CSa1	Slice Timer 1 interrupt
6	CSa2	HI_int interrupt
7	CSa3	WakeUp from deep-sleep mode (CCS) interrupt
8:31	_	Reserved

NOTE:



^{1.} No direct mask register is defined for critical interrupts. However, $\overline{IRQ}[0]$ can be masked by the MEE bit in Reg4, in which case CSa status does not occur. If only the EENA[0] bit in Reg4 is cleared, then CSa status occurs, but controller does not assert a core interrupt.

7.2.4.11 Main Interrupt Status All (052C)—Register B

Table 7-14. Main Interrupt Status All (052C)—Register B

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Reserv	hav							MSa
W								103011	cu							IVIO
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									MSa							
W									ivioa							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:14	_	Reserved
_	MSa[x]	Main Interrupt Status All. Indicates all pending interrupts. Is binary, showing each active interrupt in its corresponding bit position. See Note 1.
		Number in parenthesis indicates equivalent encoded value in MSe, Reg9.
15	MSa0	Slice_Timer 2 (SMI interrupt only)
16	MSa1	IRQ[1] input pin
17	MSa2	IRQ[2] input pin
18	MSa3	IRQ[3] input pin
19	MSa4	LO_int (some Peripheral source)
20	MSa5	RTC_periodic interrupt
21	MSa6	RTC_stopwatch interrupt
22	MSa7	GPIO std interrupt
23	MSa8	GPIO WakeUp interrupt
24	MSa9	TMR0 interrupt
25	MSa10	TMR1 interrupt
26	MSa11	TMR2 interrupt
27	MSa12	TMR3 interrupt
28	MSa13	TMR4 interrupt
29	MSa14	TMR5 interrupt
30	MSa15	TMR6 interrupt
31	MSa16	TMR7 interrupt

NOTE:

1. All main interrupt sources are directly maskable in Main_Mask, Reg5. If masked in Main_Mask, status information still shows in MSa. However, if interrupt is not enabled at the source module (i.e., in source module registers) the Interrupt Controller cannot observe or record status information for that interrupt.



7.2.4.12 Peripheral Interrupt Status All (0530)—Register C

Table 7-15. Peripheral Interrupt Status All (0530)—Register C

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W					Rese	rved							Р	Sa		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	40	47	40	40	20	04	00	00	0.4	05	00	0.7	00	20	20	04 lab
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									PSa							
W									гза							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:9	_	Reserved
_	PSa[x]	Peripheral Interrupt Status All. Indicates all pending interrupts. Is binary, showing each active interrupt in its corresponding bit position. See Note 1.
		Number in parenthesis indicates equivalent encoded value in PSe, Reg9.
10	PSa0	SmartComm interrupt source
11	PSa1	PSC1
12	PSa2	PSC2
13	PSa3	PSC3
14	PSa4	IRDA
15	PSa5	Ethernet
16	PSa6	USB
17	PSa7	ATA
18	PSa8	PCI Control module
19	PSa9	PCI SC Initiator Rx
20	PSa10	PCI SC Initiator Tx
21	PSa11	ISDN A
22	PSa12	ISDN B
23	PSa13	SPI modf
24	PSa14	SPI spif
25	PSa15	I ² C1
26	PSa16	I ² C2
27	PSa17	CAN1
28	PSa18	CAN2
29	PSa19	IR_Rx
30	PSa20	IR_Tx
31	PSa21	XLB Arbiter



Bits	Name	Description
NOTE: 1.		ts are directly maskable by Reg0 Per_Mask. However, PSa status occurs Per_Mask setting, as long as the source module interrupt is enabled in the source ers.

7.2.4.13 Peripheral Interrupt Status All (0538)—Register E

Table 7-16. Peripheral Interrupt Status All (0538)—Register E

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			Rese	rved			BE1	BE0				Rese	erved			
W			110301	iveu			DLI	DLU				11030	Siveu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Re	servec	l						
W								110	301 700							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:5	_	Reserved
6	BE1	Bus Error 1—Indicates write attempt to read-only register, clear with a write to 1.
7	BE2	Bus Error 0—Indicates access to unimplemented register, clear with a write to 1.
8:31	1	Reserved

7.3 General Purpose I/O (GPIO)

There are a total of 56 possible GPIO pins on the MGT5100. Virtually all of these pins are shared with alternate hardware functions. Therefore, GPIO availability is entirely dependant on the peripheral set a particular application requires.

There are 5 basic types of GPIO pins, controlled by separate register groupings, and in some cases, different register modules:

- 24 "Simple" GPIO, controlled in the standard GPIO register module.
- 8 "Output Only" GPIO, controlled in the standard GPIO register module.
- 8 "Interrupt" GPIO, controlled in the standard GPIO register module.
- 8 "Wakeup" GPIO, controlled in the WakeUp GPIO register module.
- 8 "Timer" GPIO, controlled in the General Purpose Timer register module.



There is a hierarchy of GPIO functionality. Higher function GPIO can be programmed to operate at any lower functional level. The hierarchy, from lowest to highest, is as follows:

- Output Only—As the name suggests, these GPIO cannot be programmed as Inputs. As outputs, they can be programmed to emulate an Open-Drain output.
- **Simple**—Same as Ouput Only, but with additional capability to be programmed as inputs, with a corresponding Input Value register that can be read by software.
- Interrupt—Same as Simple, but with additional capability of generating an Interrupt to the CPU during normal powered-up mode. The Interrupt Type can be programmed as level or edge sensitive. These GPIO are sometimes referred to as "Simple Interrupt".
- Wakeup—Same as Interrupt, but with additional capability of generating an Interrupt during Deep Sleep mode. Includes Interrupt Type registers and has an extra enable bit to distinguish between Simple Interrupt or WakeUp Interrupt operation.
- Timer GPIO—Operates with Simple GPIO capability, but can generate CPU Interrupts if configured as Input Capture timer mode. These Timer GPIO have special capabilities and limitations, which are described in Section 7.4, General Purpose Timers (GPT). Timer GPIO does not fit cleanly into the GPIO functional hierarchy concept, and should therefore be considered as a unique GPIO function.

GPIO functionality is available on an I/O pin **only** if the pin is enabled for GPIO usage in the Port Configuration Register (0B00)—GPIOPCR. The GPIOPCR register controls the top level pin-muxing, which sets an I/O pin's usage between some hardware function(s) and GPIO. If the pin is available for GPIO, the associated GPIO registers must be enabled and configured by software to complete the GPIO operation for that specific pin. If a Timer GPIO is consumed by an alternate hardware function, it is still available to work as an internal General Purpose Timer (GPT).

Simple GPIO are controlled by a group of registers in the Standard GPIO module. They are organized in relation to the multi-function hardware port groupings. For example, you will see a GPIO field named PSC1 (4 bits) that corresponds to the 4 Simple GPIO available on the PSC1 port group. There is also a WakeUp GPIO on the PSC1 port. However, this pin, as GPIO, would be controlled by a separate register in the Wakeup GPIO module. Even though the pins are physically scattered throughout the multi-function port groups, register control groupings exist for the:

- 8 Wakeup GPIO pins
- 8 Interrupt GPIO pins, and
- 8 Output-Only GPIO pins.

Only Simple GPIO register groupings correspond to the physical pin groupings.

Table 7-17 lists all 56 GPIO pins.



Table 7-17. GPIO Pin List

GPIO	Alternate Functionality	Interrupt	WakeUp
GPIO_TMR_0	Timer_GPIO/ATA/CAN2	Only as Timer IC	No
GPIO_TMR_1	Timer_GPIO/ATA/CAN2	Only as Timer IC	No
GPIO_TMR_2	Timer_GPIO/SPI	Only as Timer IC	No
GPIO_TMR_3	Timer_GPIO/SPI	Only as Timer IC	No
GPIO_TMR_4	Timer_GPIO/SPI	Only as Timer IC	No
GPIO_TMR_5	Timer_GPIO/SPI	Only as Timer IC	No
GPIO_TMR_6	Timer_GPIO	Only as Timer IC	No
GPIO_TMR_7	Timer_GPIO	Only as Timer IC	No
GPIO_PSC1_0	UART1/AC971/CODEC1	No	No
GPIO_PSC1_1	UART1/AC971/CODEC1	No	No
GPIO_PSC1_2	UART1/AC971	No	No
GPIO_PSC1_3	UART1/AC971/CODEC1	No	No
GPIO_WKUP_0(PSC1)	UART1/AC971/CODEC1	Yes	Yes
GPIO_PSC2_0	UART2/AC972/CODEC2/CAN1	No	No
GPIO_PSC2_1	UART2/AC972/CODEC2/CAN1	No	No
GPIO_PSC2_2	UART2/AC972/CAN2	No	No
GPIO_PSC2_3	UART2/AC972/CODEC2/CAN2	No	No
GPIO_WKUP_1(PSC2)	UART2/AC972/CODEC2	Yes	Yes
GPIO_PSC3_0	USB2/ISDN/CODEC3/UART3	No	No
GPIO_PSC3_1	USB2/ISDN/CODEC3/UART3	No	No
GPIO_PSC3_2	USB2/ISDN/CODEC3/UART3	No	No
GPIO_PSC3_3	USB2/ISDN/CODEC3/UART3	No	No
GPIO_SINT_0(PSC3)	USB2/ISDN/UART3	Yes	No
GPIO_SINT_1(PSC3)	USB2/ISDN	Yes	No
GPIO_PSC3_4	USB2/SPI	No	No
GPIO_PSC3_5	USB2/SPI	No	No
GPIO_SINT_2(PSC3)	USB2/SPI	Yes	No
GPIO_WKUP_2(PSC3)	USB2/SPI	Yes	Yes
GPIO_USB_0	USB1 (OE)	No	No
GPIO_USB_1	USB1 (PORTPWR)	No	No
GPIO_USB_2	USB1 (SPEED)	No	No
GPIO_USB_3	USB1 (SUSPEND)	No	No
GPIO_SINT_3(USB)	USB1 (CLOCK)	Yes	No
GPIO_ETHO_0(out only)	Ethernet	No	No
GPIO_ETHO_1(out only)	Ethernet	No	No
GPIO_ETHO_2(out only)	Ethernet/USB2	No	No




Table 7-17. GPIO Pin List (continued)

GPIO	Alternate Functionality	Interrupt	WakeUp
GPIO_ETHO_3(out only)	Ethernet/USB2	No	No
GPIO_ETHO_4(out only)	Ethernet/USB2	No	No
GPIO_ETHO_5(out only)	Ethernet/USB2	No	No
GPIO_ETHO_6(out only)	Ethernet/USB2	No	No
GPIO_ETHO_7(out only)	Ethernet/USB2	No	No
GPIO_ETHI_0	Ethernet	No	No
GPIO_ETHI_1	Ethernet	No	No
GPIO_ETHI_2	Ethernet	No	No
GPIO_ETHI_3	Ethernet	No	No
GPIO_SINT_4(ETH)	Ethernet/USB2	Yes	No
GPIO_SINT_5(ETH)	Ethernet/USB2	Yes	No
GPIO_SINT_6(ETH)	Ethernet/USB2	Yes	No
GPIO_SINT_7(ETH)	Ethernet/USB2	Yes	No
GPIO_WKUP_3(ETH)	Ethernet	Yes	Yes
GPIO_IRDA_0	IRDA TX	No	No
GPIO_IRDA_1	IRDA CLK (and/or USB CLK)	No	No
GPIO_WKUP_4(IRDA)	IR Remote Receiver	Yes	Yes
GPIO_WKUP_5(IRDA)	IR Keyboard Receiver (IRDA RX)	Yes	Yes
GPIO_WKUP_6	Dedicated GPIO Pin/SDRAM CS1	Yes	Yes
GPIO_WKUP_7	Dedicated GPIO Pin	Yes	Yes



7.3.1 GPIO Pin Multiplexing

Figure 7-3 shows the GPIO/Generic MUX cell.



NOTE:

- 1. Open-Drain Emulation is supported on the GPIO function.
- 2. Pin MUX Logic is controlled by the Port Configuration Register (Register 0 in GPIO standard module) and supersedes any individual GPIO register programming.

Figure 7-3. GPIO/Generic MUX Cell

7.3.1.1 PSC1 (UART1/AC97/CODEC1)

The PSC1 port has 5 pins with hardware support for:

- CODEC
- enhanced UART (with carrier detect input)
- AC97

Unused pins can serve as simple GPIOs, with one available as a WakeUp input. For use as AC97, this WakeUp GPIO becomes available. A special mode is available in which the CD input for UART use can be unused. This makes a WakeUp GPIO available on this port. CODEC usage makes one simple GPIO available. Use of this port for AC97 consumes all 5 pins and leaves no GPIO available.





7.3.1.2 PSC2 (UART2/AC97/CODEC2)

The PSC2 port has 5 pins with hardware support for:

- CODEC
- expanded UART (with carrier detect input)
- AC97

Unused pins can serve as simple GPIOs, with one available as a WakeUp input. For use as AC97, this WakeUp GPIO becomes available. A special mode is available in which the CD input for UART use can be unused. This makes a WakeUp GPIO available on this port. CODEC usage makes one simple GPIO available. Use of this port for AC97 consumes all 5 pins and leaves no GPIO available.

7.3.1.3 PSC3 (USB2/ISDN/CODEC3/SPI/UART3)

The PSC3 port has 10pins with hardware support for:

- CODEC
- Expanded UART (5 pins consumed)
- ISDN (6 pins consumed)
- SPI (4 pins consumed)
- USB secondary port (10 pins consumed)

ISDN and SPI can simultaneously exist, with no pins leftover for GPIO. Similarly, CODEC or UART can exist with SPI leaving no leftover pins. Unless, CD input on UART is designated unused, in which case a WakeUp GPIO becomes available. Any unused pins are available for related RS232 GPIO functionality.

7.3.1.4 USB1

This is a 10-bit port dedicated to primary USB. GPIO becomes available **only** if the USB function is not used. When this occurs, the following GPIO becomes available:

- 4 Simple GPIO
- 1 Interrupt GPIO

Other pins on this port serve as Reset Configuration inputs.

7.3.1.5 Ethernet/USB2/RST_CONFIG

This port consists of 8 output data pins and 10 control pins (in ethernet mode). For GPIO grouping these are the EthO and EthI ports, respectively. The output-only pins (EthO) are also used for input reset configuration data, therefore these pins must act as output only in all other cases. No peripheral is allowed to overdrive the reset configuration pull-up/pull-down settings. The 8 GPIOs on the EthO port are therefore output-only, and only available if the pin is otherwise unused (beyond reset config).



System Interface Unit (SIU)

NOTE: The ethernet pin, MDIO, is actually an I/O. However, there should be no danger of an external chip driving this pin during power-up.

This port is configured such that 7-wire Ethernet and a secondary USB port can exist simultanaeouly. This configuration makes available 1 GPIO WakeUp pin.

Full Ethernet consumes all 18 pins, unless the optional MDIO and MDC pins are specified as unused. In this case, 2 Output Only GPIO are available.

USB stand-alone usage leaves available:

- 2 Output Only GPIO
- 4 Simple GPIO
- 1 WakeUp GPIO

7-wire Ethernet stand-alone leaves available:

- 6 Output Only GPIO
- 4 Interrupt GPIO
- 1 WakeUp GPIO

Total GPIO available on this port is:

- 8 Output Only GPIO
- 4 Simple GPIO
- 4 Interrupt GPIO
- 1 WakeUp GPIO

7.3.1.6 IRDA

The IRD port has 4 pins, which includes:

- 2 Simple GPIO
- 2 WakeUp GPIO

Hardware functions available are:

- IRDA
 - 3 pins with clock input
 - 2 pins with internal clock
- Consumer IR Receiver (1 pin)—non-operational in current version.
- Consumer IR Blaster (1pin)

The Consumer IR Receiver and IRDA configuration can exist simultaneously. The IRDA clock pin can be used as a Input USB clock and is separately programmable for this use.

- If used, the IR and IRDA Receive pins are available as WakeUp GPIO.
- If used, the IR/IRDA Transmit pin and the Clock pin are available as Simple GPIO.



$7.3.1.7 I^{2}C$

There are 2 I²C ports consisting of 2 pins each. Although no GPIO is available on these pins, they can be alternately programmed as CAN1 pins (on I²C1) and/or as the ATA Chip Selects (on I²C2). If the alternate function is specified, the associated I²C port is consumed and unavailable.

7.3.1.8 GPIO Timer Pins

The GPIO Timer port consists of 8 pins. Each pin is driven by a internal timer module, which can do either of the following:

- drive the pin in Output Compare mode and Pulse Width Modulation mode, or
- monitor the pin as input in Input Capture mode.

Additionally, the timer module can operate the pin as a Simple GPIO. This GPIO control is handled in the Timer Module register, see Section 7.4.4, GPT Registers—MBAR + 0x0600. If the pin is controlled as a GPIO, then the Timer Module timer can be used as an internal CPU timer.

The Timer pins can be reconfigured for alternate functionality in the Port Configuration Register, as follows:

- Timer pins 0 and 1 can operate as CAN2 Tx/Rx or ATA Chip Selects.
- Timer pins 2–5 can operate as the SPI port.
- Timer pins 6 and 7 are dedicated as Timer GPIO and have no alternate function.

Although the Timer as GPIO only operates to the Simple GPIO level, Interrupt capability can be achieved by configuring the Timer for Input Capture mode.

7.3.1.9 Dedicated GPIO Port

There is a dedicated GPIO port group that consists of 2 pins. Both pins operate at the WakeUp GPIO level. They are designated:

- GPIO WKUP 6
- GPIO WKUP 7

GPIO_WKUP_6 is not dedicated and can be programmed to operate as a second SDRAM memory chip select. As such, this pin is connected to the Memory Vdd supply. For Data Direction Register (DDR) memory, the GPIO_WKUP_6 pin is driven at the reduced 2.5V level.

If not used as a memory chip select, the GPIO_WKUP_6 pin serves as a memory compatible GPIO.



7.3.2 GPIO Programmer's Model

The GPIO programmer's model contains 3 separate register sets (or modules), each at different offsets from MBAR. These register sets are:

- 1. GPIO Standard Registers—MBAR+0x0B00. Output Only, Simple, and Interrupt GPIO are controlled by registers within this module. There are 3 register groupings for individual control of each of the named GPIO types.
- WakeUp GPIO Registers—MBAR+0x0C00. WakeUp GPIO are controlled by this register set
- 3. GPT Registers—MBAR + 0x0600. Timer functions and Timer GPIO are controlled by this module.

All GPIO functionality is dependent on the Port Configuration Register (PCR) setting. The PCR is the first register in the GPIO Standard Module. This register controls the Pin MUX Logic. Therefore, the PCR also controls the physical routing of MGT5100 I/O pins to and from internal logic. The PCR is expected to be configured early in the boot process and set to a static value that supports the given peripheral set of a specific application.

NOTE: The PCR is **not** accessible during Deep Sleep mode.

7.3.2.1 GPIO Standard Registers—MBAR+0x0B00

The GPIO Standard Register set has separate registers for each GPIO type.

- Simple
- Output Only
- Interrupt

These registers are at an offset of MBAR + 0x0B00. Table 7-18 shows the register organization.

Table 7-18. GPIO Standard Register Types—MBAR+0x0B00

Register	Description
Register 0	Port Configuration Register
Register 1–4	Simple GPIO configuration registers: Register 1—Enables Register 2—Open-Drain type Register 3—Data Direction Register (DDR) Register 4—Data Value as Output (DVO)
Register 5	Input Value register (RO) for Simple GPIO
Register 6–8	Output-Only GPIO configuration registers: Register 6—Enables Register 7—Open Drain type Register 8—DVO



Table 7-18. GPIO Standard Register Types—MBAR+0x0B00 (continued)

Register	Description
Register 9–14	Simple Interrupt GPIO configuration registers:
	Register 9—Enables
	Register 10—Open-Drain type
	Register 11—DDR
	Register 12—DVO
	Register 13—Interrupt enables
	Register 14—Interrupt types
Register 15	Master Interrupt Enable and Bus Error Enable control register
Register 16	Interrupt Status, Input Value, and Global Bus Error Status register

The GPIO Standard Register set uses 16 32-bit registers. These registers are located at an offset from MBAR of 0x0B00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0B00 + register address

Hyperlinks to the GPIO pin type registers are provided below:

- Port Configuration Register (0B00)—GPIOPCR
- Simple GPIO Enables (0B04)—GPIOSEN, Not Implemented
- Simple GPIO Open Drain Type (0B08)—GPIOSOD Not Implemented
- Simple GPIO Data Direction (0B0C)—GPIOSDD Not Implemented
- Simple GPIO Data Output Values (0B10)—GPIOS-DO, Not Implemented
- Simple GPIO Data Input Values (0B14)—GPIOSDI, Not implemented
- GPIO Output-Only Enables (0B18)—GPIOOE
- GPIO Output-Only Data Value Out (0B1C)— GPIOODO

- GPIO Simple Interrupt Enables (0B20)—GPIOSIE
- GPIO Simple Interrupt Open-Drain Emulation (0B24)—GPIOSIOD
- GPIO Simple Interrupt Data Direction (0B28)— GPIOSIDD
- GPIO Simple Interrupt Data Value Out (0B2C)— GPIOSIDO
- GPIO Simple Interrupt Interrupt Enable (0B30)— GPIOSIIE
- GPIO Simple Interrupt Interrupt Types (0B34)— GPIOSIIT
- GPIO Simple Interrupt Master Enable (0B38)— GPIOSIME
- GPIO Simple Interrupt Status (0B3C)—GPIOSIST



7.3.2.1.1 Port Configuration Register (0B00)—GPIOPCR

Table 7-19. Port Configuration Register (0B00)—GPIOPCR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CS1	Rsvd	AL	.Ts	Rs	svd	A ⁻	ГА	B_CLK		IRDA		Rsvd		Ethei	-
W									IR_US							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Rsvd		USB		PS	C3		Rsvd		PSC2		Rsvd		PSC1	
W		11370				10	00		INSVU		1 002		IXSVU		1 30	'
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:x	CS1	Memory Chip Select bit 0=gpio_wkup_6 1=mem_cs1 (second SDRAMC chip select) on gpio_wkup_6 pin
1	_	Reserved
2:3	ALTs	Alternatives, see Note 2 00=No Alternatives: CAN1/2 on PSC2 according to PSC2 setting. SPI on PSC3 according to PSC3 setting. 01=ALT CAN position: CAN1 on I2C1, CAN2 on Tmr0/1 pins, see Note 1 10=ALT SPI position: SPI on Tmr2/3/4/5 pins, see Note 2 11=Both on ALT
4:5	_	Reserved
6:7	ATA	Advanced Technology Attachment 00=No ATA chip selects, csb_4/5 used as normal chip select 01=ATA cs0/1 on csb_4/5 10=ATA cs0/1 on i2c2 clk/io 11=ATA cs0/1 on Tmr0/1, see Note 1
8	IR_USB_CLK	Infrared USB Clock 0=IrDA/USB 48MHz clock generated internally, pin is GPIO 1=IrDA/USB clock is sourced externally, input only
9:10	IRDA	Infrared Data Association 000=All IrDA/IR pins are GPIOs 001=Consumer IR on ir_tx (Blaster), rest are GPIOs 010=Consumer remote on ir_rx, IrDA pins are GPIOs 011=Consumer IR on ir_tx (Blaster), consumer remote on ir_rx, rest are GPIOs 10X=IrDA on 3 pins, GPIO on ir_rx 11X=IrDA on 3 pins, consumer remote on ir_rx
12		Reserved



Bit	Name	Description
13:15	Ether	Ethernet
		000=All 18 Ethernet pins are GPIOs
		001=USB2 on Ethernet, see Note 3 010=Ethernet 10Mbit (7-wire) mode
		011=Ethernet 7-wire and USB2, see Note 3
		100=Ethernet 100Mbit without MD
		101=Ethernet 100Mbit with MD
		11X=Ethernet 100Mbit with MD
16:18	_	Reserved
19	USB	0=All 10 USB pins are GPIOs
		1=USB
20:23	PSC3	Programmable Serial Controller 3
		0000=All PSC3 pins are GPIOs
		0001=USB2 on PSC3, no GPIOs available, see Note 3
		0010=ISDN on PSC3, without L1RqGr and without SPI
		0011=ISDN on PSC3, with L1RqGr, without SPI
		0100=UART functionality without CD 0101=UARTe functionality with CD
		011X=CODEC3 functionality
		100X=SPI no ISDN, standalone, see Note 2
		1010=SPI with ISDN, without L1RqGr
		1011=SPI with ISDN and with L1RqGr
		1100=SPI with UART3
		1101=SPI with UART3e
		111X=SPI with CODEC3
24	_	Reserved
25:27	PSC2	Programmable Serial Controller 2
		000=All PSC2 pins are GPIOs
		001=CAN1&2 on PSC2 pins, see Note 3
		01X=AC97 functionality
		100=UART functionality without CD 101=UARTe functionality with CD
		11X=CODEC functionality
28	_	Reserved
29:31	PSC1	Programmable Serial Controller 1
		00X=All PSC1 pins are GPIOs
		01X=AC97 functionality
		100=UART functionality without CD
		101=UARTe functionality with CD
		11X=CODEC functionality
NOTE:		

NOTE:

- 1. ALT CAN cannot exist with ATA on Tmr0/1, not with CAN on PSC2.
- 2. ALT SPI cannot exist with any SPI on PCS3.
- USB cannot exist on both Either and PSC3.
- 4. See Section 7.3.1 or Table 2-1 or Table 2-2 to determine GPIO availability for the various PCR field settings.



7.3.2.1.2 Simple GPIO Enables (0B04)—GPIOSEN

Table 7-20. Simple GPIO Enables (0B04)—GPIOSEN

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Reserved		IRDA		ETHR			Reserved				USB				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	Reserved			PSC3				PSC2				PSC1				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description						
0:1	_	Reserved						
2:3	IRDA	Individual enable bits for the 2 Simple GPIO on IRDA port. bit 2 controls GPIO_IRDA_1 (IR_USB_CLK pin) bit 3 controls GPIO_IRDA_0 (IR_TX pin) 0 = Disabled for GPIO (default)						
4:7	ETHR	1 = Enabled for GPIO Individual enable bits for the 4 Simple GPIO on ETHR port. bit 4 controls GPIO_ETHI_3 (ETH_11 pin) bit 5 controls GPIO_ETHI_2 (ETH_10 pin) bit 6 controls GPIO_ETHI_1 (ETH_9 pin) bit 7 controls GPIO_ETHI_0 (ETH_8 pin)						
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO						
8:11	_	Reserved						
12:15	USB	Individual enable bits for the 4 Simple GPIO on USB port. bit 12 controls GPIO_USB_3 (USB1_8 pin) bit 13 controls GPIO_USB_2 (USB1_7 pin) bit 14 controls GPIO_USB_1 (USB1_6 pin) bit 15 controls GPIO_USB_0 (USB1_0 pin)						
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO						
16:17	_	Reserved						
18:23	PSC3	Individual enable bits for the 6 Simple GPIO on PSC3 port. bit 18 controls GPIO_ PSC3_5 (PSC3_7 pin) bit 19 controls GPIO_ PSC3_4 (PSC3_6 pin) bit 20 controls GPIO_ PSC3_3 (PSC3_3 pin) bit 21 controls GPIO_ PSC3_2 (PSC3_2 pin) bit 22 controls GPIO_ PSC3_1 (PSC3_1 pin) bit 23 controls GPIO_ PSC3_0 (PSC3_0 pin)						
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO						



Bit	Name	Description
24:27	PSC2	Individual enable bits for the 4 Simple GPIO on PSC2 port. bit 24 controls GPIO_PSC2_3 (PSC2_3 pin) bit 25 controls GPIO_PSC2_2 (PSC2_2 pin) bit 26 controls GPIO_PSC2_1 (PSC2_1 pin) bit 27 controls GPIO_PSC2_0 (PSC2_0 pin)
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO
28:31	PSC1	Individual enable bits for the 4 Simple GPIO on PSC1 port. bit 28 controls GPIO_PSC1_3 (PSC1_3 pin) bit 29 controls GPIO_PSC1_2 (PSC1_2 pin) bit 30 controls GPIO_PSC1_1 (PSC1_1 pin) bit 31 controls GPIO_PSC1_0 (PSC1_0 pin)
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO

7.3.2.1.3 Simple GPIO Open Drain Type (0B08)—GPIOSOD

Table 7-21. Simple GPIO Open Drain Type (0B08)—GPIOSOD

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Reser	ved	IRI	DA		ET	HR			Res	erved			L	JSB	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	Reser	ved			PS	C3				PS	SC2			Р	SC1	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:1	_	Reserved
2:3	IRDA	Individual bits to cause open drain emulation for pins configured as GPIO output. bit 2 controls GPIO_IRDA_1 (IR_USB_CLK pin) bit 3 controls GPIO_IRDA_0 (IR_TX pin) 0 = Normal CMOS output (default) 1 = Open Drain emulation (a drive to high creates Hi-Z)
4:7	ETHR	Individual bits to cause open drain emulation for pins configured as GPIO output. bit 4 controls GPIO_ETHI_3 (ETH_11 pin) bit 5 controls GPIO_ETHI_2 (ETH_10 pin) bit 6 controls GPIO_ETHI_1 (ETH_9 pin) bit 7 controls GPIO_ETHI_0 (ETH_8 pin) 0 = Normal CMOS output (default) 1 = Open Drain emulation (a drive to high creates Hi-Z)
8:11	_	Reserved



Bit	Name	Description
12:15	USB	Individual bits to cause open drain emulation for pins configured as GPIO output. bit 12 controls GPIO_USB_3 (USB1_8 pin) bit 13 controls GPIO_USB_2 (USB1_7 pin) bit 14 controls GPIO_USB_1 (USB1_6 pin) bit 15 controls GPIO_USB_0 (USB1_0 pin) 0 = Normal CMOS output (default)
		1 = Open Drain emulation (a drive to high creates Hi-Z)
16:17	_	Reserved
18:23	PSC3	Individual bits to cause open drain emulation for pins configured as GPIO output. bit 18 controls GPIO_ PSC3_5 (PSC3_7 pin) bit 19 controls GPIO_ PSC3_4 (PSC3_6 pin) bit 20 controls GPIO_ PSC3_3 (PSC3_3 pin) bit 21 controls GPIO_ PSC3_2 (PSC3_2 pin) bit 22 controls GPIO_ PSC3_1 (PSC3_1 pin) bit 23 controls GPIO_ PSC3_0 (PSC3_0 pin)
		0 = Normal CMOS output (default) 1 = Open Drain emulation (a drive to high creates Hi-Z)
24:27	PSC2	Individual bits to cause open drain emulation for pins configured as GPIO output. bit 24 controls GPIO_PSC2_3 (PSC2_3 pin) bit 25 controls GPIO_PSC2_2 (PSC2_2 pin) bit 26 controls GPIO_PSC2_1 (PSC2_1 pin) bit 27 controls GPIO_PSC2_0 (PSC2_0 pin)
		0 = Normal CMOS output (default) 1 = Open Drain emulation (a drive to high creates Hi-Z)
28:31	PSC1	Individual bits to cause open drain emulation for pins configured as GPIO output. bit 28 controls GPIO_PSC1_3 (PSC1_3 pin) bit 29 controls GPIO_PSC1_2 (PSC1_2 pin) bit 30 controls GPIO_PSC1_1 (PSC1_1 pin) bit 31 controls GPIO_PSC1_0 (PSC1_0 pin) 0 = Normal CMOS output (default)
		1 = Open Drain emulation (a drive to high creates Hi-Z)

7.3.2.1.4 Simple GPIO Data Direction (0B0C)—GPIOSDD

Table 7-22. Simple GPIO Data Direction (0B0C)—GPIOSDD

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Reser	ved	IRI	DA		FT	HR			Res	erved			ι	JSB	
W	110001	•00		5 , (1100	01100				,05	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Reser	hov			DQ	C3				DC	SC2			Ъ	SC1	
W	116361	veu			10	.03				1.0	002				301	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:1	_	Reserved
2:3	IRDA	Individual bits to control directionality of the pin as GPIO. bit 2 controls GPIO_IRDA_1 (IR_USB_CLK pin) bit 3 controls GPIO_IRDA_0 (IR_TX pin)
		0 = Pin is Input (default) 1 = Pin is Output
4:7	ETHR	Individual bits to control directionality of the pin as GPIO. bit 4 controls GPIO_ETHI_3 (ETH_11 pin) bit 5 controls GPIO_ETHI_2 (ETH_10 pin) bit 6 controls GPIO_ETHI_1 (ETH_9 pin) bit 7 controls GPIO_ETHI_0 (ETH_8 pin)
		0 = Pin is Input (default) 1 = Pin is Output
8:11		Reserved
12:15	USB	Individual bits to control directionality of the pin as GPIO. bit 12 controls GPIO_USB_3 (USB1_8 pin) bit 13 controls GPIO_USB_2 (USB1_7 pin) bit 14 controls GPIO_USB_1 (USB1_6 pin) bit 15 controls GPIO_USB_0 (USB1_0 pin)
		0 = Pin is Input (default) 1 = Pin is Output
16:17		Reserved
18:23	PSC3	Individual bits to control directionality of the pin as GPIO. bit 18 controls GPIO_ PSC3_5 (PSC3_7 pin) bit 19 controls GPIO_ PSC3_4 (PSC3_6 pin) bit 20 controls GPIO_ PSC3_3 (PSC3_3 pin) bit 21 controls GPIO_ PSC3_2 (PSC3_2 pin) bit 22 controls GPIO_ PSC3_1 (PSC3_1 pin) bit 23 controls GPIO_ PSC3_0 (PSC3_0 pin)
		0 = Pin is Input (default) 1 = Pin is Output
24:27	PSC2	Individual bits to control directionality of the pin as GPIO. bit 24 controls GPIO_PSC2_3 (PSC2_3 pin) bit 25 controls GPIO_PSC2_2 (PSC2_2 pin) bit 26 controls GPIO_PSC2_1 (PSC2_1 pin) bit 27 controls GPIO_PSC2_0 (PSC2_0 pin)
		0 = Pin is Input (default) 1 = Pin is Output





Bit	Name	Description
28:31	PSC1	Individual bits to control directionality of the pin as GPIO. bit 28 controls GPIO_PSC1_3 (PSC1_3 pin) bit 29 controls GPIO_PSC1_2 (PSC1_2 pin) bit 30 controls GPIO_PSC1_1 (PSC1_1 pin) bit 31 controls GPIO_PSC1_0 (PSC1_0 pin) 0 = Pin is Input (default) 1 = Pin is Output

7.3.2.1.5 Simple GPIO Data Output Values (0B10)—GPIOSDO

Table 7-23. Simple GPIO Data Output Values (0B10)—GPIOSDO

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Reser	ved	IR	DA		ET	HR			Res	erved			ι	JSB	
W															-	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Door	d			DC	·C2				DC	202			Ъ	001	
W	Reser	veu			73	C3				PS	SC2			P	SC1	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit	Name	Description
0:1	_	Reserved
2:3	IRDA	Individual bits to control the state of pins configured as GPIO output. bit 2 controls GPIO_IRDA_1 (IR_USB_CLK pin) bit 3 controls GPIO_IRDA_0 (IR_TX pin)
		0 = Drive 0 on the pin (default) 1 = Drive 1 on the pin
4:7	ETHR	Individual bits to control the state of pins configured as GPIO output. bit 4 controls GPIO_ETHI_3 (ETH_11 pin) bit 5 controls GPIO_ETHI_2 (ETH_10 pin) bit 6 controls GPIO_ETHI_1 (ETH_9 pin) bit 7 controls GPIO_ETHI_0 (ETH_8 pin)
		0 = Drive 0 on the pin (default) 1 = Drive 1 on the pin
8:11	_	Reserved
12:15	USB	Individual bits to control the state of pins configured as GPIO output. bit 12 controls GPIO_USB_3 (USB1_8 pin) bit 13 controls GPIO_USB_2 (USB1_7 pin) bit 14 controls GPIO_USB_1 (USB1_6 pin) bit 15 controls GPIO_USB_0 (USB1_0 pin)
		0 = Drive 0 on the pin (default) 1 = Drive 1 on the pin



Bit	Name	Description
16:17	_	Reserved
18:23	PSC3	Individual bits to control the state of pins configured as GPIO output. bit 18 controls GPIO_ PSC3_5 (PSC3_7 pin) bit 19 controls GPIO_ PSC3_4 (PSC3_6 pin) bit 20 controls GPIO_ PSC3_3 (PSC3_3 pin) bit 21 controls GPIO_ PSC3_2 (PSC3_2 pin) bit 22 controls GPIO_ PSC3_1 (PSC3_1 pin) bit 23 controls GPIO_ PSC3_0 (PSC3_0 pin) 0 = Drive 0 on the pin (default)
		1 = Drive 1 on the pin
24:27	PSC2	Individual bits to control the state of pins configured as GPIO output. bit 24 controls GPIO_PSC2_3 (PSC2_3 pin) bit 25 controls GPIO_PSC2_2 (PSC2_2 pin) bit 26 controls GPIO_PSC2_1 (PSC2_1 pin) bit 27 controls GPIO_PSC2_0 (PSC2_0 pin)
		0 = Drive 0 on the pin (default) 1 = Drive 1 on the pin
28:31	PSC1	Individual bits to control the state of pins configured as GPIO output. bit 28 controls GPIO_PSC1_3 (PSC1_3 pin) bit 29 controls GPIO_PSC1_2 (PSC1_2 pin) bit 30 controls GPIO_PSC1_1 (PSC1_1 pin) bit 31 controls GPIO_PSC1_0 (PSC1_0 pin) 0 = Drive 0 on the pin (default) 1 = Drive 1 on the pin

7.3.2.1.6 Simple GPIO Data Input Values (0B14)—GPIOSDI

Table 7-24. Simple GPIO Data Input Values (0B14)—GPIOSDI



Bit	Name	Description
0:1		Reserved





Bit	Name	Description
2:3	IRDA	Individual status bits to reflect the state of corresponding GPIO pins. bit 2 reflects GPIO_IRDA_1 (IR_USB_CLK pin) bit 3 reflects GPIO_IRDA_0 (IR_TX pin)
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO.
4:7	ETHR	Individual status bits to reflect the state of corresponding GPIO pins. bit 4 reflects GPIO_ETHI_3 (ETH_11 pin) bit 5 reflects GPIO_ETHI_2 (ETH_10 pin) bit 6 reflects GPIO_ETHI_1 (ETH_9 pin) bit 7 reflects GPIO_ETHI_0 (ETH_8 pin)
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO.
8:11	_	Reserved
12:15	USB	Individual status bits to reflect the state of corresponding GPIO pins. bit 12 reflects GPIO_USB_3 (USB1_8 pin) bit 13 reflects GPIO_USB_2 (USB1_7 pin) bit 14 reflects GPIO_USB_1 (USB1_6 pin) bit 15 reflects GPIO_USB_0 (USB1_0 pin)
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO.
16:17		Reserved
18:23	PSC3	Individual status bits to reflect the state of corresponding GPIO pins. bit 18 reflects GPIO_ PSC3_5 (PSC3_7 pin) bit 19 reflects GPIO_ PSC3_4 (PSC3_6 pin) bit 20 reflects GPIO_ PSC3_3 (PSC3_3 pin) bit 21 reflects GPIO_ PSC3_2 (PSC3_2 pin) bit 22 reflects GPIO_ PSC3_1 (PSC3_1 pin) bit 23 reflects GPIO_ PSC3_0 (PSC3_0 pin)
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO.
24:27	PSC2	Individual status bits to reflect the state of corresponding GPIO pins. bit 24 reflects GPIO_PSC2_3 (PSC2_3 pin) bit 25 reflects GPIO_PSC2_2 (PSC2_2 pin) bit 26 reflects GPIO_PSC2_1 (PSC2_1 pin) bit 27 reflects GPIO_PSC2_0 (PSC2_0 pin)
		0 = Disabled for GPIO (default) 1 = Enabled for GPIO.



Bit	Name	Description								
28:31	PSC1	Individual status bits to reflect the state of corresponding GPIO pins. bit 28 reflects GPIO_PSC1_3 (PSC1_3 pin) bit 29 reflects GPIO_PSC1_2 (PSC1_2 pin) bit 30 reflects GPIO_PSC1_1 (PSC1_1 pin) bit 31 reflects GPIO_PSC1_0 (PSC1_0 pin) 0 = Disabled for GPIO (default) 1 = Enabled for GPIO.								
NOTE:	NOTE: These status bits operate regardless of the function on the pin.									

7.3.2.1.7 Output-Only Enables (0B18)—GPIOOE

Table 7-25. GPIO Output-Only Enables (0B18)—GPIOOE

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				ETH	1D							Pos	erved			
W				L ! !	IIX							11636	siveu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								RΔ	servec	ı						
W								110	301 760	1						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	ETHR	Individual bits to enable each Output Only GPIO pin—all reside on the Ethernet
		port.
		bit 0 controls GPIO_ETHO_7 (ETH_7 pin)
		bit 1 controls GPIO_ETHO_6 (ETH_6 pin)
		bit 2 controls GPIO_ETHO_5 (ETH_5 pin)
		bit 3 controls GPIO_ETHO_4 (ETH_4 pin)
		bit 4 controls GPIO_ETHO_3 (ETH_3 pin)
		bit 5 controls GPIO_ETHO_2 (ETH_2 pin)
		bit 6 controls GPIO_ETHO_1 (ETH_1 pin)
		bit 7 controls GPIO_ETHO_0 (ETH_0 pin)
		0 = Disabled for GPIO use (default)
		1 = Enabled for GPIO use
8:31	_	Reserved

7.3.2.1.8 Output-Only Data Value Out (0B1C)—GPIOODO

Table 7-26. GPIO Output-Only Data Value Out (0B1C)—GPIOODO

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				ETH	1D							Pas	erved			
W				LII	IIX							1163	siveu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								RΔ	servec	ı						
W								110	361 460	_						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	ETHR	Individual bits to control the state of enabled Output Only GPIO pins.
		bit 0 controls GPIO_ETHO_7 (ETH_7 pin)
		bit 1 controls GPIO_ETHO_6 (ETH_6 pin)
		bit 2 controls GPIO_ETHO_5 (ETH_5 pin)
		bit 3 controls GPIO_ETHO_4 (ETH_4 pin)
		bit 4 controls GPIO_ETHO_3 (ETH_3 pin)
		bit 5 controls GPIO_ETHO_2 (ETH_2 pin)
		bit 6 controls GPIO_ETHO_1 (ETH_1 pin)
		bit 7 controls GPIO_ETHO_0 (ETH_0 pin)
		0 = Drive 0 on the pin (default)
		1 = Drive 1 on the pin
8:31	_	Reserved

7.3.2.1.9 Simple Interrupt Enables (0B20)—GPIOSIE

Table 7-27. GPIO Simple Interrupt Enables (0B20)—GPIOSIE

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				SIGP	lOe							Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Re	served	ł						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	SIGPIOE	Individual bits to enable each Interrupt GPIO pin (pins are scattered).
		bit 0 controls GPIO_SINT_7 (ETH_16 pin)
		bit 1 controls GPIO_SINT_6 (ETH_15 pin)
		bit 2 controls GPIO_SINT_5 (ETH_14 pin)
		bit 3 controls GPIO_SINT_4 (ETH_13 pin)
		bit 4 controls GPIO_SINT_3 (USB1_9 pin)
		bit 5 controls GPIO_SINT_2 (PSC3_8 pin)
		bit 6 controls GPIO_SINT_1 (PSC3_5 pin)
		bit 7 controls GPIO_SINT_0 (PSC3_4 pin)
		0 = disabled for GPIO use (default)
		1 = enabled for GPIO use
8:31	_	Reserved



7.3.2.1.10 Simple Interrupt Open-Drain Emulation (0B24)—GPIOSIOD

Table 7-28. GPIO Simple Interrupt Open-Drain Emulation (0B24)—GPIOSIOD

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				SIO	De							Res	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Re	served	l						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	SIODe	Individual bits to cause open drain emulation for pins configured as GPIO output.
		bit 0 controls GPIO_SINT_7 (ETH_16 pin)
		bit 1 controls GPIO_SINT_6 (ETH_15 pin)
		bit 2 controls GPIO_SINT_5 (ETH_14 pin)
		bit 3 controls GPIO_SINT_4 (ETH_13 pin)
		bit 4 controls GPIO_SINT_3 (USB1_9 pin)
		bit 5 controls GPIO_SINT_2 (PSC3_8 pin)
		bit 6 controls GPIO_SINT_1 (PSC3_5 pin)
		bit 7 controls GPIO_SINT_0 (PSC3_4 pin)
		0 = Normal CMOS output (default)
		1 = Open Drain emulation (a drive to high creates Hi-Z)
8:31	_	Reserved

7.3.2.1.11 Simple Interrupt Data Direction (0B28)—GPIOSIDD

Table 7-29. GPIO Simple Interrupt Data Direction (0B28)—GPIOSIDD

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				SIDI	DP.							Pas	erved			
W				וטוט								1/63	civeu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								RΔ	served	ı						
W								110	361 460							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	SIDDR	Individual bits to control direction of the pin as GPIO.
		bit 0 controls GPIO_SINT_7 (ETH_16 pin)
		bit 1 controls GPIO_SINT_6 (ETH_15 pin)
		bit 2 controls GPIO_SINT_5 (ETH_14 pin)
		bit 3 controls GPIO_SINT_4 (ETH_13 pin)
		bit 4 controls GPIO_SINT_3 (USB1_9 pin)
		bit 5 controls GPIO_SINT_2 (PSC3_8 pin)
		bit 6 controls GPIO_SINT_1 (PSC3_5 pin)
		bit 7 controls GPIO_SINT_0 (PSC3_4 pin)
		0 = Pin is Input (default)
		1 = Pin is Output
8:31	_	Reserved

7.3.2.1.12 Simple Interrupt Data Value Out (0B2C)—GPIOSIDO

Table 7-30. GPIO Simple Interrupt Data Value Out (0B2C)—GPIOSIDO

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				SID	VO							Res	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Re	served	I						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	SIDVO	Individual bits to control the state of pins configured as GPIO output.
		bit 0 controls GPIO_SINT_7 (ETH_16 pin)
		bit 1 controls GPIO_SINT_6 (ETH_15 pin)
		bit 2 controls GPIO_SINT_5 (ETH_14 pin)
		bit 3 controls GPIO_SINT_4 (ETH_13 pin)
		bit 4 controls GPIO_SINT_3 (USB1_9 pin)
		bit 5 controls GPIO_SINT_2 (PSC3_8 pin)
		bit 6 controls GPIO_SINT_1 (PSC3_5 pin)
		bit 7 controls GPIO_SINT_0 (PSC3_4 pin)
		0 = Drive 0 on the pin (default)
		1 = Drive 1 on the pin
8:31	_	Reserved



7.3.2.1.13 Simple Interrupt Interrupt Enable (0B30)—GPIOSIIE

Table 7-31. GPIO Simple Interrupt Interrupt Enable (0B30)—GPIOSIIE

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				SIIN	ΓΕΝ							Res	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Re	served	l						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	SIINTEN	Individual bits to enable Interrupt generation for each GPIO pin configured as an
		Input.
		bit 0 controls GPIO_SINT_7 (ETH_16 pin)
		bit 1 controls GPIO_SINT_6 (ETH_15 pin)
		bit 2 controls GPIO_SINT_5 (ETH_14 pin)
		bit 3 controls GPIO_SINT_4 (ETH_13 pin)
		bit 4 controls GPIO_SINT_3 (USB1_9 pin)
		bit 5 controls GPIO_SINT_2 (PSC3_8 pin)
		bit 6 controls GPIO_SINT_1 (PSC3_5 pin)
		bit 7 controls GPIO_SINT_0 (PSC3_4 pin)
		0 = Pin cannot generate an Interrupt (default)
		1 = Pin can generate an Interrupt if configured as an Input GPIO
8:31	_	Reserved

NOTE: See Interrupt Type data in Simple Interrupt Interrupt Types (0B34)—GPIOSIIT Register. Also, the Master Interrupt Enable bit must be set in the Simple Interrupt Master Enable (0B38)—GPIOSIME Register, before any Simple Interrupt pin can generate an Interrupt.

7.3.2.1.14 Simple Interrupt Interrupt Types (0B34)—GPIOSIIT

Table 7-32. GPIO Simple Interrupt Interrupt Types (0B34)—GPIOSIIT

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ITY	P7	IT	/P6	IT	/P5	IT\	/P4	IT	/P3	IΤV	′P2	ITY	/P1	ıT	YP0
W		,	'''		'''				''	110		1 2				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Re	served	ı						
W								110	301 460	1						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:15	ITYP[0:7]	GPIO Interrupt Type bits for Simple-Interrupt GPIO pin 7.
		ITYP7—bits 0:1 controls GPIO_SINT_7 (ETH_16 pin)
		ITYP6—bits 2:3 controls GPIO_SINT_6 (ETH_15 pin)
		ITYP5—bits 4:5 controls GPIO_SINT_5 (ETH_14 pin)
		ITYP4—bits 6:7 controls GPIO_SINT_4 (ETH_13 pin)
		ITYP3—bits 8:9 controls GPIO_SINT_3 (USB1_9 pin)
		ITYP2—bits 10:11 controls GPIO_SINT_2 (PSC3_8 pin)
		ITYP1—bits 12:13 controls GPIO_SINT_1 (PSC3_5 pin)
		ITYP0—bits 14:15 controls GPIO_SINT_0 (PSC3_4 pin)
		0 = Drive 0 on the pin (default)
		1 = Drive 1 on the pin
16:31	_	Reserved

7.3.2.1.15 Simple Interrupt Master Enable (0B38)—GPIOSIME

Table 7-33. GPIO Simple Interrupt Master Enable (0B38)—GPIOSIME

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Re	serve	d	BE	R	eserve	ed	ME				Res	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Re	served	d						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:2	_	Reserved
3	BE	GPIO Simple Interrupt Bus Error Enable pin—If this bit is set to 1 and an improper access is made to this module, TEA on the XL Bus is generated. An improper access is defined as a read or write to any unimplemented register, or a write access to a read only register. Generally, this bit should be kept 0, since improper access on the module does not corrupt any register contents.
4:6	_	Reserved
7	ME	GPIO Simple Interrupt Master Enable pin—This pin must be high before any Simple Interrupt pin can generate an interrupt. This bit should remain clear while programming individual interrupts, then set high as a final step. This will prevent any spurious interrupt occurring during programming.
8:31	_	Reserved



7.3.2.1.16 Simple Interrupt Status (0B3C)—GPIOSIST

Table 7-34. GPIO Simple Interrupt Status (0B3C)—GPIOSIST

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R		ISTAT								IVAL							
W	rwc	rwc	rwc	rwc	rwc	rwc	rwc	rwc									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R	Reserved					BE1	BE2	BE3				Rese	erved				
W																	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:7 8:15	ISTAT	Interrupt Status—status bit for GPIO Simple interrupt pins 7 to 0, where 1 indicates an interrupt has occurred. Clear bit with a Sticky bit write to 1. Bit 0 reflects GPIO_SINT_7 (ETH_16 pin) Bit 1 reflects GPIO_SINT_6 (ETH_15 pin) Bit 2 reflects GPIO_SINT_5 (ETH_14 pin) Bit 3 reflects GPIO_SINT_4 (ETH_13 pin) Bit 4 reflects GPIO_SINT_3 (USB1_9 pin) Bit 5 reflects GPIO_SINT_2 (PSC3_8 pin) Bit 6 reflects GPIO_SINT_1 (PSC3_5 pin) Bit 7 reflects GPIO_SINT_0 (PSC3_4 pin) Input Value—status bit for GPIO Simple Interrupt pins 7 to 0. This is the raw state of the input pin at the time this register is read. It is not latched to the state that caused the Interrupt (if any). Bit 8 reflects GPIO_SINT_7 (ETH_16 pin) Bit 9 reflects GPIO_SINT_6 (ETH_15 pin)
		Bit 3 reflects GPIO_SINT_6 (ETH_13 pin) Bit 10 reflects GPIO_SINT_5 (ETH_14 pin) Bit 11 reflects GPIO_SINT_4 (ETH_13 pin) Bit 12 reflects GPIO_SINT_3 (USB1_9 pin) Bit 13 reflects GPIO_SINT_2 (PSC3_8 pin) Bit 14 reflects GPIO_SINT_1 (PSC3_5 pin) Bit 15 reflects GPIO_SINT_0 (PSC3_4 pin) IVAL is always available regardless of enable or setting, even if not used as GPIO. Writing to this byte has no effect.
16:20	_	Reserved
21	BE1	Bus Error (type 1)—If set, it indicates a read of an unimplemented register was attempted. This is a read of any register from 10 to 1F. Clear bit with a Sticky bit write to 1. BE1 is not dependant on Register E Bus error enable bit. Bit can be used to detect software access errors. An improper access does not corrupted a register or its contents.

Bit	Name	Description
22	BE2	Bus Error (type 2)—If set, it indicates a write to an unimplemented register was attempted. This is a write to any register from 10 to 1F.
		Clear bit with a Sticky bit write to 1.
		Bit is not dependant on Register E Bus error enable bit.
23	BE3	Bus Error (type 3)—If set, it indicates a write to a read-only register was attempted. This is only possible if Register 5 was accessed with a write.
		Clear bit with a Sticky bit write to 1.
		Bit is not dependant on Register E Bus error enable bit.
24:31	_	Reserved

7.3.2.2 WakeUp GPIO Registers—MBAR+0x0C00

The second (WakeUp) GPIO Register Set separate registers for each WakeUp GPIO. This module remains clocked during power-down modes. The WakeUp GPIO is at an offset of MBAR+0x0C00. Table 7-35 shows the register organization.

Table 7-35. WakeUp GPIO Register Types—MBAR+0C00

Register	Description
Register 0–3	WakeUp GPIO configuration register:
	Register 0—Enables
	Register 1—Open-Drain type
	Register 2—DDR
	Register 3—DVO
Register 4	WakeUp GPIO configuration register for WakeUp Interrupt Enable
Register 5	WakeUp GPIO configuration register for WakeUp Individual Interrupt Enables
Register 6	WakeUp GPIO configuration register for WakeUp Interrupt types
Register 7	Master Interrupt Enable and Bus Error Enable control register
Register 8	Input Value register for WakeUp GPIO
Register 9	Interrupt Status and Global Bus Error Status register

Interrupts from this module are possibly when an interrupt is generated from WakeUp GPIO configured as either:

- WakeUp GPIO
- Simple Interrupt GPIO

Bus errors can occur when illegal access is made to the register set. For example, a write to a read-only register or a read of an unimplemented register. Because this type of access does not corrupt register settings, no bus error results. Unless, the Bus Error Enable bit is deliberately set by software.





A Bus Error results in assertion of:

- an ips_xfr_err on the IP bus
- a TEA on the XLB (if XLB is the source)
- a status bit being set in the Status Register.

NOTE: A status bit is always set.

A master Interrupt Enable bit is provided. This prevents any GPIO from creating an interrupt indication (neither Status nor CPU Interrupt). If the master Interrupt Enable bit is set, any interrupt condition is reflected in the corresponding status bit. However, a CPU interrupt is generated only when the corresponding individual enable bit is set. The master Interrupt Enable bit is provided to prevent false status indications during boot-up or power-up. The master Interrupt Enable bit should be the last bit set when configuring the GPIO registers.

This WakeUp GPIO register set uses 10 32-bit registers. These registers are located at an offset from MBAR of 0x0C00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0C00 + register address

Hyperlinks to the WakeUp GPIO registers are provided below:

- WakeUp GPIO Enables (0C00)—GPIOWE
- WakeUp GPIO Open Drain Emulation (0C04)— GPIOWOD
- WakeUp GPIO Data Direction (0C08)—GPIO-WDD
- WakeUp GPIO Data Value Out (0C0C)—GPIO-WDO
- WakeUp GPIO Interrupt Enable (0C10)—GPIO-WUE

- WakeUp GPIO Individual Interrupt Enable (0C14)—GPIOWIE
- WakeUp GPIO Interrupt Types (0C18)—GPIOWT
- WakeUp GPIO Master Controls (0C1C)—GPIO-WME
- WakeUp GPIO Data Input Values (0C20)—GPIO-W/I
- WakeUp GPIO Status Register (0C24)—GPIOSR

7.3.2.2.1 WakeUp GPIO Enables (0C00)—GPIOWE

Table 7-36. WakeUp GPIO Enables (0C00)—GPIOWE

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R				WGP	lO ₀				Reserved									
W				WOI	106				reserved									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R								Ra	served	ı								
W								110	361 760									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit	Name	Description
0:7		GPIO enable bits for the 8 WakeUp GPIO pins, which are scattered among various port groupings.

Bit	Name	Description
8:31	_	Reserved

7.3.2.2.2 WakeUp GPIO Open Drain Emulation (0C04)—GPIOWOD

Table 7-37. WakeUp GPIO Open Drain Emulation (0C04)—GPIOWOD

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
R				WO	De				Reserved										
W																			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb			
R								Do	005100	ı									
W								Re	served	ı									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit	Name	Description
0:7	WODe	Open Drain emulation bits for the 8 WakeUp GPIO pins, which are scattered among various port groupings. 1 causes output to emulate Open Drain operation.
8:31	_	Reserved

7.3.2.2.3 WakeUp GPIO Data Direction (0C08)—GPIOWDD

Table 7-38. WakeUp GPIO Data Direction (0C08)—GPIOWDD

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
R			,	NDDR	[7.0]				Reserved										
W			'	NDDIN	[7.0]				Neserveu										
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb			
R								Re	serve	1									
W								110	301 400	4									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit	Name	Description
0:7	WDDR[7:0]	GPIO Data Direction bits for the 8 WakeUp GPIO pins.
		0=Output 1=Input
8:31	_	Reserved



7.3.2.2.4 WakeUp GPIO Data Value Out (0C0C)—GPIOWDO

Table 7-39. WakeUp GPIO Data Value Out (0C0C)—GPIOWDO

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				WD\	/O							Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Re	served	l						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	WDVO	GPIO Data Value Out bits for the 8 WakeUp GPIO pins.
8:31	_	Reserved

7.3.2.2.5 WakeUp GPIO Interrupt Enable (0C10)—GPIOWUE

Table 7-40. WakeUp GPIO Interrupt Enable (0C10)—GPIOWUE

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				WU	Pe							Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Re	served	I						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	WUPe	GPIO Data WakeUp Enable bits for the 8 WakeUp GPIO pins. See Note below.
8:31	_	Reserved

NOTE: Only valid when Port Configuration indicates GPIO usage and pin is configured as input in the associated DDR bit (Register 3—GPIOWDO). Also, Master Interrupt Enable bit in Register 7—GPIOWME must be set.

7.3.2.2.6 WakeUp GPIO Individual Interrupt Enable (0C14)—GPIOWIE

Table 7-41. WakeUp GPIO Individual Interrupt Enable (0C14)—GPIOWIE

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				WIN	ما							Pos	erved			
W				VVII	NE							I/G2	erveu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0




	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Re	served	1						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:7	WINe	GPIO Data Interrupt Enable bits for the 8 WakeUp GPIO pins. See Note below.
8:31	_	Reserved

NOTE: Only valid when Port Configuration indicates GPIO usage and pin is configured as input in the associated DDR bit (Register 3—GPIOWDO). Also, Master Interrupt Enable bit in Register 7—GPIOWME must be set.

7.3.2.2.7 WakeUp GPIO Interrupt Types (0C18)—GPIOWT

Table 7-42. WakeUp GPIO Interrupt Types (0C18)—GPIOWT



Bit	Name	Description
0:1	ltyp7	GPIO Interrupt Type bits for WakeUp GPIO pins 7–0
2:3	ltyp6	00=Interrupt at any transition
4:5	ltyp5	01=Interrupt on rising edge 10=Interrupt on falling edge
6:7	ltyp4	11=Interrupt on pulse (any 2 transitions)
8:9	ltyp3	
10:11	ltyp2	
12:13	ltyp1	
14:15	ltyp0	
16:31	_	Reserved

7.3.2.2.8 WakeUp GPIO Master Controls (0C1C)—GPIOWME

Table 7-43. WakeUp GPIO Master Controls (0C1C)—GPIOWME

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Re	SANA	4	BE	R	eserve	γd	ME				Rasi	erved			
W	Reserved			'`	CSCIVE	,u	IVIL				11030	Siveu				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Ro	servec	I						
W								110	361 460							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:2	_	Reserved
3	BE	GPIO Bus Error Enable bit, globally applied to all 8 WakeUp GPIO pins.
4:6	_	Reserved
7	ME	GPIO Master Interrupt Enable bit, globally applied to all 8 WakeUp GPIO pins.
8:31	_	Reserved

7.3.2.2.9 WakeUp GPIO Data Input Values (0C20)—GPIOWI

Table 7-44. WakeUp GPIO Data Input Values (0C20)—GPIOWI

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				WIV	AL							Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Re	served	I						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	WIVAL	Input Value bits for GPIO WakeUp pins 7–0. This is the raw state of the input pin at the time this register is read. It is not latched to the state that caused the interrupt (if any). This status bit is always available, regardless of any enable or setting. For example, even if the pin is not used as GPIO. Writing to this byte has no effect.
8:31	_	Reserved

7.3.2.2.10 WakeUp GPIO Status Register (0C24)—GPIOSR

Table 7-45. WakeUp GPIO Status Register (0C24)—GPIOSR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Ista	at				Reserved BE1 BE:							BE3
W											(636) 46	u				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Re	served	I						
W									001 700							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	Istat	Interrupt status bits for GPIO WakeUp pins 7–0.
		1 indicates an interrupt occurred. Cleared with a sticky-bit write to a 1 to clear the interrupt condition.
8:12	_	Reserved
13	BE1	Bus Error Enable 1—If set, indicates a read of an unimplemented register was attempted. This would be a read of any register from 10–1F.
		This bit can be cleared by a sticky-bit write to 1. This status bit is not dependent on the Bus Error Enable bit in Register 8—GPIOWI.
		BE bits can be used to detect software access errors, but in no case will a register or its contents be corrupted by an improper access.
14	BE2	Bus Error Enable 2—If set, indicates a write to an unimplemented register was attempted. This would be a write of any register from 10–1F.
		This bit can be cleared by a sticky-bit write to 1. This status bit is not dependent on the Bus Error Enable bit in Register 8—GPIOWI.
15	BE3	Bus Error Enable 3—If set, indicates a write to a read-only register was attempted. This is only possible if Register 5—GPIOWIE was accessed with a write. This would be a write of any register from 10–1F.
		This bit can be cleared by a sticky-bit write to 1. This status bit is not dependent on the Bus Error Enable bit in Register 8—GPIOWI.
16:31	_	Reserved



7.4 General Purpose Timers (GPT)

Eight (8) General-Purpose Timer (GPT) pins are configurable for:

- Input Capture
- Output Compare
- Pulse Width Modulation (PWM) Output
- Simple GPIO
- Internal CPU timer
- Watchdog Timer (on GPT0 only)

Timer modules run off the internal IPbus clock. Each Timer is associated to a single I/O pin. Each Timer has a 16-bit prescaler and 16-bit counter, thus achieving a 32-bit range (but only 16-bit resolution).

7.4.1 Timer Configuration Method

Use the following method to configure each timer:

- 1. Determine the Mode Select field (Timer_MS) value for the desired operation.
- 2. Program any other registers associated with this mode.
- 3. Program Interrupt enable as desired.
- 4. Enable the Timer by writing the Mode Select value into the Timer_MS field.

7.4.2 Mode Overview

The following gives a brief description of the available modes:

- Input Capture—In this mode the I/O pin is an Input. Once enabled, the counters run until the specified "Capture Event" occurs (rise, fall, either, or pulse). At the Capture Event, the counter value is latched in the status register. If enabled, a CPU interrupt is generated.
- Output Compare—In this mode the I/O pin is an Output. When enabled the
 counters run until they reach the programmed Terminal Count value. At this point,
 the specified "Output Event" is generated (toggle, pulse hi, or pulse low). If enabled, a CPU interrupt is generated.
- 3. **PWM**—In this mode the I/O pin is an Output. The user can program "Period" and "Width" values to create an adjustable, repeating output waveform on the I/O pin. A CPU interrupt can be generated at the beginning of each PWM Period, at which time a new Width value can be loaded. The new Width value, which represents "ON time", is automatically applied at the beginning of the **next** period. This mode is suitable for PWM audio encoding.
- 4. **Simple GPIO**—In this mode the I/O pin operates as a GPIO pin. It can be specified as Input or Output, according to the programmable GPIO field. GPIO mode is mutually exclusive of modes 1 through 3 (listed above). In GPIO mode, modes 5 through 6 (listed below) remain available.



- 5. **CPU Timer**—The I/O pin is not used in this mode. Once enabled, the counters run until they reach a programmed Terminal Count. When this occurs, an interrupt can be generated to the CPU. This Timer mode can be used simultaneously with the Simple GPIO mode.
- 6. **Watchdog Timer**—This is a special CPU Timer mode, available only on Timer 0. The user must enable the Watchdog Timer mode, which is not active upon reset. The Terminal Count value is programmable. If the counter is allowed to expire, a full MGT5100 reset occurs. To prevent the Watchdog Timer from expiring, software must periodically write a specific value to a specific register (in Timer 0). This causes the counter to reset.

7.4.3 Programming Notes

Programmers should observe the following notes:

- 1. Intermediate values of the Timer internal counters are **not** readable by software.
- 2. Input Capture "Pulse Mode" has a serious errata. See Section C.
- 3. The Stop_Cont bit operates differently for different modes. In general, this bit controls whether the Timer halts at the end of a current mode, or resets and continues with a repetition of the mode. See the Bit Description for precise operation.
- 4. The Timer_MS field operates somewhat as a Global Enable. If it is zero, then all Timer modes are disabled and internal counters are reset. See the Bit Descriptions for more detail.
- 5. There is a CE (Counter Enable) bit that operates somewhat independently of the Timer_MS field. This bit controls the Counter for CPU Timer or Watchdog Timer modes only. See the Bit Descriptions to understand the operation of these bits across the various modes.

7.4.4 GPT Registers—MBAR + 0x0600

Each GPT uses 4 32-bit registers. These registers are located at an offset from MBAR of 0x0600. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0600 + register address

Hyperlinks to the Interrupt Controller registers are provided below:

- GPT[0-7] Enable and Mode Select (0600-0670)—Register 0
- GPT[0-7] Counter Input (0604-0674)—Register 1
- GPT[0-7] PWM Configuration (0608-0678)—Register 2
- GPT[0-7] Status (060C-067C)—Register 3, read-only





7.4.4.1 GPT[0-7] Enable and Mode Select (0600-0670)—Register 0

GPT0	0600	GPT4	0640
GPT1	0610	GPT5	0650
GPT2	0620	GPT6	0660
GPT3	0630	GPT7	0670

Table 7-46. GPT[0-7] Enable and Mode Select (0600-0670)—Register 0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				OCI	Σ\Λ/				Res	erved	00	?T	Rese	rved	I	СТ
W				001	**				1103	CIVCU		<i>3</i> 1	11030	ivea		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						Cont	Drn									
	WDen	Rese	erved	CE	Rsvd		l I	IntEn	Res	erved	GF	PIO	Rsvd	7	Γimer_l	MS
W						Stop	Open									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	OCPW	Output Compare Pulse Width—Applies to OC Pulse types only. This field specifies the number of IPbus clocks (non-prescaled) to create a short output pulse at each Output Event. This pulse is generated at the end of the OC period and overlays the next OC period (rather than adding to the period). NOTE: This field is alternately used as the Watchdog reset field if Watchdog Timer mode is enabled.
8:9	_	Reserved
10:11	OCT	Output Compare Type—describes action to occur at each output compare event, as follows: 00=Special case, output is immediately forced low. 01=Output pulse highs, initial value is low (OCPW field applies). 10=Output pulses low, initial value is high (OCPW field applies). 11=Output toggles. GPIO modalities can be used to achieve an initial output state prior to enabling OC mode. It is important to move directly from GPIO output mode to OC mode and not to pass through the Timer_MS=000 state. To prevent the Internal Timer Mode from engaging during the GPIO state, CE bit should be held low during the configuration steps. GPIO initialization is needed when presetting the I/O to 1 in conjunction with a simple toggle OCT setting.
12:13		Reserved



Bit	Name	Description
14:15	ICT	Input Capture Type—describes the input transition type required to trigger an input capture event, as follows: 00=Any input transition causes an IC event. 01=IC event occurs at input rising edge. 10=IC event occurs at input falling edge. 11=IC event occurs at any input pulse (i.e., at 2nd input edge). BE AWARE: For ICT=11 (pulse capture), status register records only the pulse width. See Section C, Addendum, for Pulse Input Capture.
16	WDen	Watchdog enable—bit enables watchdog operation. A timer expiration causes an internal MGT5100 reset. Watchdog operation requires the Timer_MS field be set for internal timer mode and the CE bit to be set high. In this mode the OCPW byte field operates as a watchdog reset field. Writing A5 to the OCPW field resets the watchdog timer, preventing it from expiring. As long as the timer is properly configured, the watchdog operation continues. This bit (and functionality) is implemented only for Timer 0. 1 = enabled
17:18	_	Reserved
19	CE	Counter Enable—bit enables or resets the internal counter during Internal timer modes only. CE must be high to enable these modes. If low, counter is held in reset. This bit is secondary to the timer mode select bits (Timer_MS). If Timer_MS is1XX, internal timer modes are enabled. CE can then enable or reset the internal counter without changing the Timer_MS field. GPIO operation is also available in this mode. 1 = enabled
20	_	Reserved
21	Stop_Cont	Stop Continuous—Applies to multiple modes, as follows: 0 = Stop 1 = Continuous
		 IC mode Stop operation—At each IC event, counter is reset. Continuous operation—counter is not reset at each IC event. Effect is to create Status count values that are cumulative between Capture events. If the special Pulse Mode Capture type is specified, the Stop_Cont bit is not used, operation fixed as if it were Stop. OC mode Stop operation—Counter resets and stops at first OC event. Continuous operation—counter resets and continues at each OC event. Effect to is create back-to-back periodic OC events. PWM mode Bit not used, operation is always Continuous. CPU Timer mode Stop operation—On counter expiration, Timer waits until Status bit is cleared before beginning a new cycle. Continuous operation—On counter expiration, Timer resets and immediately begin a new cycle. Effect is to generate fixed periodic timeouts. WatchDog Timer and GPIO modes Bit not used.



Bit	Name	Description
22	Open_Drn	Open Drain 0 = Normal I/O 1 = Open Drain emulation—affects all modes that drive the I/O pin (GPIO, OC, & PWM). Any output "1" is converted to a tri-state at the I/O pin.
23	IntEn	Enable interrupt—enables interrupt generation to the CPU for all modes (IC, OC, PWM, and Internal Timer). IntEn is not required for watchdog expiration to create a reset. 1 = enabled
24:25	_	Reserved
26:27	GPIO	GPIO mode type. Simple GPIO functionality that can be used simultaneously with the Internal Timer mode. It is not compatible with IC, OC, or PWM modes, since these modes dictate the usage of the I/O pin. 0x=Timer enabled as simple GPIO input 10=Timer enabled as simple GPIO output, value=0 11=Timer enabled as simple GPIO output, value=1 (tri-state if Open_Drn=1) While in GPIO modes, internal timer mode is also available. To prevent undesired timer expiration, keep the CE bit low.
28	_	Reserved
29:31	Timer_MS	Timer Mode Select (and module enable). 000=Timer module not enabled. Associated I/O pin is in input state. All Timer operation is completely disabled. Control and status registers are still accessible. This mode should be entered when timer is to be re-configured, except where the user does not want the I/O pin to become an input. 001=Timer enabled for input capture. 010=Timer enabled for output compare. 011=Timer enabled for PWM. 1xx=timer enabled for simple GPIO. Internal timer modes available. CE bit controls timer counter.

7.4.4.2 GPT[0-7] Counter Input (0604-0674)—Register 1

GPT0	0604	GPT4	0644
GPT1	0614	GPT5	0654
GPT2	0624	GPT6	0664
GPT3	0634	GPT7	0674

Table 7-47. GPT[0-7] Counter Input (0604-0674)—Register 1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Dr	escale							
W									escale							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									Count							
W									Journ							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:15	Prescale	Prescale amount applied to internal counter (in IP bus clocks).
		BE AWARE: In addition to other enable bits and field settings, the prescale register must be written as non-zero to enable counter operation for all modes involving the counter, which is everything except GPIO modes. A prescale of 0x0001 means one IP bus clock per count increment.
16:31	COUNT	Sets number of prescaled counts applied to reference events, as follows:
		IC—Field has no effect, internal counter starts at 0.
		OC—Number of prescaled counts counted before creating output event.
		PWM—Number of prescaled counts defining the PWM output period.
		Internal Timer—Number of prescaled counts counted before timer (or watchdog) expires.
		NOTE: Reading this register only returns the programmed value, intermediate values
		of the internal counter are not available to software.

7.4.4.3 GPT[0-7] PWM Configuration (0608-0678)—Register 2

GPT0	0608	GPT4	0648
GPT1	0618	GPT5	0658
GPT2	0628	GPT6	0668
GPT3	0638	GPT7	0678

Table 7-48. GPT[0-7] PWM Configuration (0608-0678)—Register 2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								WID	ТН							
W								VVID								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R			R	eserve	'nd			PWMOP			R	eserve	d			LOAD
W	Reserved							WINIOI				000170	u			LOND
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:15	WIDTH	PWM only. Defines ON time for output in prescaled counts. Similar to count value, which defines the period. ON time overlays the period time.
		If WIDTH = 0, output is always OFF. If WIDTH exceeds count value, output is always ON. ON and OFF polarity is set by the PWMOP bit.
16:22	_	Reserved
23	PWMOP	Pulse Width Mode Output Polarity—Defines PWM output polarity for OFF time. Opposite state is ON time polarity. PWM cycles begin with ON time.
24:30	_	Reserved




Bit	Name	Description
31	LOAD	Bit forces immediate period update. Bit auto clears itself. A new period begins immediately with the current count and width settings.
		If LOAD = 0, new count or width settings are not updated until end of current period. NOTE: Prescale setting is not part of this process. Changing prescale value while PWM is active causes unpredictable results for the period in which it was changed. The same is true for PWMOP bit.

7.4.4.4 GPT[0-7] Status (060C-067C)—Register 3

GPT0	060C	GPT4	064C
GPT1	061C	GPT5	065C
GPT2	062C	GPT6	066C
GPT3	063C	GPT7	067C

This is a read-only register.

Table 7-49. GPT[0-7] Status (060C-067C)—Register 3



Bit	Name	Description
0:15	Capture	Read of internal counter, latch at reference event. This is pertinent only in IC mode, in which case it represents the count value at the time the Input Event occurred. Capture status does not shadow the internal counter while an event is pending, it is updated only at the time the Input Event occurs. NOTE: If ICT is set to 11, which is Pulse Capture Mode, the Capture value records the width of the pulse. Also, the Stop_Cont bit is irrelevant in Pulse Capture Mode, operation is as if Stop_Cont were 0.
16		Reserved
17:19	OVF	Represents how many times internal counter has rolled over. This is pertinent only during IC mode and would represent an extremely long period of time between Input Events. However, if Stop_Cont = 1 (indicating cumulative reporting of Input Events), this field could come into play. NOTE: This field is cleared by any "sticky bit" status write in the 4 bit fields below (28, 29, 30, 31).
20:22	_	Reserved

Bit	Name	Description
23	PIN	Registered state of the I/O PIN (all modes). The IPbus Clock registers the state of the I/O input. Valid, even if Timer is not enabled.
24:27	_	Reserved
28	TEXP	Timer Expired in Internal Timer mode. Cleared by writing 1 to this bit position. Also cleard if Timer_MS is 000 (i.e., Timer not enabled).
29	PWMP	PWM end of period occurred. Cleared by writing 1 to this bit position. Also cleard if Timer_MS is 000 (i.e., Timer not enabled).
30	COMP	OC reference event occurred. Cleared by writing 1 to this bit position. Also cleard if Timer_MS is 000 (i.e., Timer not enabled).
31	CAPT	IC reference event occurred. Cleared by writing 1 to this bit position. Also cleard if Timer_MS is 000 (i.e., Timer not enabled).

7.5 Slice Timers

Two internal 24-bit timers are programmable for short duration interrupt generation. These timers provide shorter term periodic interrupts. Each timer has a 24-bit counter with a fixed prescale value of 4. Timers can provide interrupts from 0 to 1.24s in 74ns steps, based on a 54MHz clock.

Counters count down from a prescribed value and generate an interrupt when they reach 0. They can be programmed to automatically preset to the prescribed value or wait until the interrupt is serviced before beginning a new cycle. In addition, the current count value can be read without disturbing the count operation.

Writing a new terminal count value immediately takes effect. It also clears any existing interrupt. An interrupt is normally cleared by simply reading the status register after an interrupt occurs. An interrupt status bit, CountZero, is provided for polled applications.

7.5.1 SLT Registers—MBAR + 0x0700

SLT uses 7 32-bit registers. These registers are located at an offset from MBAR of 0x0700. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0700 + register address

Hyperlinks to the Interrupt Controller registers are provided below:

- SLT[0,1] Terminal Count (0700,0710)—Register 0
- SLT[0,1] Control (0704, 0714)—Register 1
- SLT[0,1] Count (0708, 0718)—Register 2
- Second SLT—Register 3 to Register 5 (same as Register0 to Register2)
- SLT[0,1] Status (070C, 071C)—Register 6





7.5.1.1 SLT[0, 1] Terminal Count (0700, 0710)—Register 0

SLT0 0700

SLT1 0710

Table 7-50. SLT[0, 1] Terminal Count (0700,0710)—Register 0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				Rese	rved				TerminalCount							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	TerminalCount															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	_	Reserved
8:31	Terminal Count	When any byte in this register is written, the timer counter is preset to the new value. If Timer is enabled, it begins decrementing. Pending Interrupts are cleared. Writing 0 to this register is invalid. If 0 is written, it is converted to all 1s, creating a maximum duration countdown. Defaults at reset—TerminalCount defaults to all 1s, other control bits default to 0.

7.5.1.2 SLT[0, 1] Control (0704, 0714)—Register 1

SLT0 0704

SLT1 0714

Table 7-51. SLT[0, 1] Control (0704, 0714)—Register 1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		Reserved														
W	1.0001700															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Reserved											Wait	Reset	nable	Enable
W													Run_V	Timer_not_	TimerEnable	InterruptEnable
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:27	_	Reserved

Bit	Name	Description
28	Run_ Wait	Low indicates timer should run continuously while enabled. When timer counter reaches 0, it is preset to the TerminalCount and resumes decrementing.
		If run/wait bit is set high, TimerCounter reaches 0 and waits until a valid status read occurs. Disabling the Timer or writing a new TerminalCount also clears this condition. An interrupt status bit sets when the counter reaches 0.
		CPU interrupt signal may or may not be asserted; the interrupt enable bit controls this.
29	Timer_	While high—timer operates normally.
	not_Reset	While low—timer counter presets to value contained in TerminalCount register.
30	Timer	While high—timer operates normally.
	Enable	While low—timer is frozen (but not reset).
		Both TimerEnable and Timer_not_Reset must be high to consider timer enabled.
31	Interrupt	CPU Interrupt is generated only if this bit is high.
	Enable	This bit does not affect TimerCounter operation or status bits.

7.5.1.3 SLT[0,1] Count (0708, 0718)—Register 2

SLT0 0708

SLT1 0718

Table 7-52. SLT[0,1] Count (0708, 0718)—Register 2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R				Rese	ryod				TimerCount								
W				Kese	iveu				rimercount								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R								Tim	erCou	nt .							
W								1 11111	ercour	IL							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:7	_	Reserved
8:31	Timer- Count	Provides the current timer counter state. This register is not changed while a read is in progress, but the actual Timer counter continues unaffected. The 2-bit prescale is not included in this register, software must account for the x4
		factor when writing the TerminalCount register or reading this TimerCount register. This register can be read any time, whether the Timer is enabled or not.

7.5.1.4 Second SLT—Register 3 to Register 5

Register3 to Register5 are for the second slice timer module. Functions are the same as Register0 to Register2.






7.5.1.5 SLT[0, 1] Status (070C, 071C)—Register 6

SLT0 070C SLT1 071C

This is a read-only register.

Table 7-53. SLT[0,1] Status (070C, 071C)—Register 6



Bit	Name	Description
0:5	_	Reserved
6	BusError2	Status register provides information on attempted access of unimplemented register. A status read clears bit.
7	BusError1	Status register provides information on attempted write to read-only register. A status read clears bit.
8:29	_	Reserved
30	Interrupt2	When counter reaches 0, or passes through 0, a single-pulse CountZero is produced. If InterruptEnable bit is high, signal is sent to CPU. A status read clears bit.
31	Interrupt1	Interrupt bit for first slice timer module.

7.6 Real-Time Clock

The Real-Time Clock (RTC) uses an external 32KHz crystal to provide:

- alarm
- stop-watch
- · periodic interrupts
 - minute
 - second
 - midnight rollover

The clock runs as long as power is maintained and the crystal is running, regardless of MGT5100 power-down state.

The RTC module has the following features:

- full clock features
- minute countdown timer—provides 256-minute capability, slightly over 4 hours
- programmable alarm—operates on time of day only, not related to calendar
- periodic interrupts for:
 - 1 second
 - 1 minute
 - 1 day—operates only at midnight rollover
- calendar features:
 - day
 - date
 - year
- Crystal support (32.768KHz only)

RTC registers are writable, letting time and date be updated. If software enabled, RTC operates during all MGT5100 power-down modes. At a soft reset or greater, control registers are put in a default state such that no interrupts generate until software enabled.

7.6.1 Real-Time Clock Signals

Table 7-54. Real-Time Clock Signals

Signal	I/O	Definition
RTC_XTAL[1]/EXT	I	Real-time Clock External Crystal/External Clock Input
RTC_XTAL[0]	I	Real-time Clock External Crystal

Figure 7-4 shows a suggested circuit using an Epson[®] MC-405 32.768 KHz quartz crystal oscillator.




Figure 7-4. Diagram—Suggested Crystal Oscillator Circuit



7.6.2 Interface Description

There are 8 registers in the Real-Time Clock (RTC) module IP bus interface.

Table 7-55. IP Bus Register Types—MBAR+0x0800

Register	Description
Register 0–3	Writable registers, used to change:
	 alarm and stopwatch settings current time and date.
Register 4–5	Read-Only, contains current time and date.
Register 6–7	Read-Only, contains interrupt status from stopwatch, alarm and periodic interrupts.

7.6.3 RTC Interface Registers—MBAR + 0x0800

RTC uses 8 32-bit registers. These registers are located at an offset from MBAR of 0x0800. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0800 + register address

Hyperlinks to the Interrupt Controller registers are provided below:

- RTC Time Set (0800)—Reg 0
- RTC Date Set (x004)—Reg 1
- RTC New Year and Stopwatch (0808)—Reg 2
- RTC Alarm and Interrupt Enable (080C)—Reg 3
- RTC Current Time (0810)—Reg 4, read-only
- RTC Current Date (0814)—Reg 5, read-only
- RTC Alarm and Stopwatch Interrupt (0818)— Reg 6, read-only
- RTC Periodic Interrupt and Bus Error (081C)— Reg 7, read-only

7.6.3.1 Time Set (0800)—Reg 0

Table 7-56. RTC Time Set (0800)—Reg 0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			Rese	rved			time	_time	Rese	erved	SlctHour		C2	24Hour	set	
W	Reserved						set	pause	11001	or vou	Sict		O2	111001	_001	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Reserved Minute set					Reserved		Cocond cot								
W	116961	erved Minute_set							1,636	51 VEU	Second_set					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:5	_	Reserved

NP	System Interface Unit (SIU
----	----------------------------

Bits	Name	Description
6	set_time	Register values update in RTC only after specified signal transitions between set_time and pause_time. This protects from unintentionally writing a new time. To write a new time, pause_time must first be asserted, pausing the real-time clock. Then, set_time must go high, then low. The instant pause_time deasserts, the clock resumes with a new time.
7	pause_time	RTC module stops running when this bit is set.
8:9	_	Reserved
10	SlctHour	This bit determines the hour output format. • low bit = 24-hour format • high bit = 12-hour format with AM/PM
11:15	C24Hour_set	Hour in 24-hour format written in RTC after successful state machine transition by set_time and pause_time bits.
16:17	_	Reserved
18:23	Minute_set	Minute to be written in RTC after successful state machine transition by set_time and pause_time bits.
24:25	_	Reserved
26:31	Second_set	Second to be written in RTC after successful state machine transition by set_time and pause_time bits.

7.6.3.2 Date Set (0804)—Reg 1

Table 7-57. RTC Date Set (x004)—Reg 1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			Rese	rved			set_date	pause_date	F	Reserve	ed		N	/lonth_	set	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	Reser	ved			Weeko	lay_se	t		Res	erved			Day	/_set		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bits	Name	Description
0:5	_	Reserved
6	set_date	Operation of pause_date and set_date is similar to pause_time and set_time described in Reg0.
7	pause_date	RTC module stops running when this bit is set. For RTC to run, this bit and the pause_time bit must be cleared.
8:10	_	Reserved
11:15	Month_set	New month to be written in RTC after successful state machine transition by set_date and pause_date bits.



Bits	Name	Description
16:17	_	Reserved
18:23	Weekday_set	New weekday to be written in RTC after state machine by set_date and pause_date bits. 1 = Monday; 7 = Sunday.
24:25	_	Reserved
26:31	Date_set	New date to be written in RTC after state machine transition by set_date and pause_date bits. NOTE: Year_set in the following register is also part of the date set function.

7.6.3.3 New Year and Stopwatch (0808)—Reg 2

Table 7-58. RTC New Year and Stopwatch (0808)—Reg 2



Bits	Name	Description
0:6	_	Reserved
7	write_SW	Typical stopwatch operation is to write initial value into 8-bit wide SW_set and assert write_SW bit. The write_SW bit is immediately auto cleared, but the pulse triggers the stopwatch minute countdown.
8:15	SW_set	Number of minutes that are written in stopwatch. Max is 255, a little over 4 hours.
16:19	_	Reserved
20:31	Year_set	New year to be written in RTC after successful state machine transition by set_date and pause_date bits. NOTE: This is part of date set function in the previous register.

7.6.3.4 Alarm and Interrupt Enable (080C)—Reg 3

Table 7-59. RTC Alarm and Interrupt Enable (080C)—Reg 3

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			P.c	eserve	٦.			nable		Reserve	ad		٨١،	m_24H	Leet	
W			Ne	351760	J			Alm_e		\6361Vt	zu		All	11_241	i_56t	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0




	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R														lay	nin	၁ဓ္
	Rese	rved			Alm_N	/lin_set	t			F	Reserve	d		p_d	n_n	S _I
W														ᄪ	IntE	쀨
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:6	_	Reserved
7	Alm_enable	Alarm_enable activates a once-a-day alarm. If low, alarm remains idle even when the alarm matches the time of day.
8:10	_	Reserved
11:15	Alm_24Hset	Hours in once-a-day alarm clock.
16:17	_	Reserved
18:23	Alm_Min_et	Minutes in once-a-day alarm clock.
24:28	_	Reserved
29	IntEn_day	Enable bit of periodic interrupts at midnight.
30	IntEn_min	Enable bit of periodic interrupts at minute rollover.
31	IntEn_sec	Enable bit of periodic interrupts at second rollover.

7.6.3.5 Current Time (0810)—Reg 4

This is a read-only register.

Table 7-60. RTC Current Time (0810)—Reg 4



Bits	Name	Description
0:10	_	Reserved
11:15	Hour	Hour format can be either 24-hour or 12-hour with AM/PM. If 24-hour format is selected (SlctHour low), whole 5-bit hour designates current time in 24-hour format. If 12-hour format is selected (SlctHour high), msb of hour indicates: • AM(Hour[0]=0), or • PM(Hour[0]=1), and • Hour[1:4] designates current time in 12-hour format.




Bits	Name	Description	
16:17	_	Reserved	
18:23	Alm_Min_set	nows minutes in current time.	
24:25	_	eserved	
26:31	Second	Shows seconds in current time.	

7.6.3.6 Current Date (0814)—Reg 5

This is a read-only register.

Table 7-61. RTC Current Date (0814)—Reg 5




Bits	Name	Description	
0:3	_	eserved	
4:7	Month	Shows current month. 1 = January; 12 = December	
8:10	Weekday	Indicates day of week. (i.e., Monday, Tuesday, etc.)	
11:15	Day	Shows current date. Calendar feature is implemented, therefore, day rollover at the end of month including February is automatic.	
16:19	_	Reserved	
20:31	Year	Shows current year. Max is 4052.	



7.6.3.7 Alarm and Stopwatch Interrupt (0818)—Reg 6

This is a read-only register.

Table 7-62. RTC Alarm and Stopwatch Interrupt (0818)—Reg 6




Bits	Name	Description	
0:6	_	Reserved	
7	Int_alm	Asserted when single pulse interrupt (IntSet_Alarm) is detected in IP bus interface after Alarm matches current time. Both Int_Alarm and Int_SW signals are cleared by reading these status registers. OR'd function of Int_Alm and Int_SW produces rtc_int1 to CPU interface.	
8:14	Weekday	Indicates day of week. (i.e., Monday, Tuesday, etc.)	
15	Int_SW	Once the stopwatch reaches zero, single pulse interrupt (IntSet_SW) is produced. By detecting it in the IP bus interface, Int_SW is asserted.	
16:22	_	Reserved	
23	Alm_status	Same as Int_Alm, but not cleared by reading in IP bus interface. Intended to read status of Int_Alm without it being reset.	
20:31	SW_min	Minutes remaining in stopwatch.	



7.6.3.8 Periodic Interrupt and Bus Error (081C)—Reg 7

This is a read-only register.

Table 7-63. RTC Periodic Interrupt and Bus Error (081C)—Reg 7



Bits	Name	Description	
0:6	_	Reserved	
7	Bus_error_1	Internal status register—gives information on attempts to write read-only register.	
8:14	_	Reserved	
15	Int_day	Periodic interrupt at midnight. Cleared by read in IP bus interface.	
		OR'd function of Int_day, Int_min and Int_sec produces rtc_int2 to CPU interface.	
16:22	_	-Reserved	
23	Int_min	Periodic interrupt at each minute rollover. Cleared by read in IP bus interface.	
24:30	_	Reserved	
31	Int_sec	Periodic interrupt at each second rollover. Cleared by read in IP bus interface.	





SECTION 8 MEMORY CONTROLLER

8.1 Overview

The following sections are contained in this document:

- Functional Description
- SDRAM Controller, includes:
 - Memory Controller SDRAM Registers—MBAR + 0x0100
- Performance Considerations

The MGT5100 Memory Controller (MC) supports access to main memory from all masters on the XL bus. SDRAM and Double Data Rate (DDR) SDRAM is supported. The Memory Controller minimizes loading and maximizes speed.

The MC interfaces to the microprocessor bus internally, but leaves address decoding to the on-chip central address decoder. It externally supports various sizes of SDRAM or DDR SDRAM memory systems.

Figure 8-1 shows a memory configuration example using a 4MByte word x 8bit x 4 internal bank DDR SDRAM memory chip to form a 2-bank 32-bit wide 1Gbit memory system.





DDR BANK0 (4Mw x 8 bit x 2 bank) x 4 ...(2 more) D[0:7] D[23:31] DQ[0:7] DQ[0:7] BA[0:1] BA[0:1] CLK CLK CLK CLK Central **Memory Controller** CKE CKE Decoder CS CS RAS RAS A_CS[0] A_CS[0] CAS CAS A_CS[1] A_CS[1] DQS DQS DQ[0:31] DM DM D_CS[0] D_CS[0] BA[0:1] A[0:11] A[0:11] D_CS[1] D_CS[1] CLK $\overline{\mathsf{WE}}$ WE R/\overline{W} R/\overline{W} CLK DM[0:7] DM_I[0:7] CKE REG_CS REG_CS REGD_CS $REGD_{\overline{CS}}$ <u>CS</u>[0] DI[0:63] CS[1] ADDR[3:29] RAS **AACK** processor bus CAS **ARTRY** (or IP bus) TBST DQS DO[0:63] DM[0:3] A[0:11] $\overline{\mathsf{TA}}$ A[0:11] WE RESET DQ[0:31] **UDQS** CLK DM0 DM3 DQ[0:7] DQ[0:7] BA[0:1] BA[0:1] CLK CLK CLK CLK CKE CKE CS CS RAS RAS CAS CAS DQS DQS DM DM A[0:11] A[0:11] WE WE

Figure 8-1. Block Diagram—SDRAM

...(2 more)

DDR BANK1 (4Mw x 8 bit x 2 bank) x 4



8.1.1 Features

Memory Controller key features are:

- The Internal SDRAM Controller supports two chip selects. Only one is pinned out on MGT5100 (in one bank only).
- No internal DLL is used. The board flight delay can be up to 4nanoseconds (ns). The MGT5100 SDRAM board trace delay must be under 2ns
- 32-bit data bus
- 13-bit multiplexed address bus supporting 128MBytes of storage.
- Supported SDRAM devices are:
 - 64-Mbit
 - 128-Mbit
 - 256-Mbit
 - 512-Mbit
- Two is the maximum number of memory devices supported:
 - one 32-bit device, or
 - two 16-bit devices
- Maximum load is 25pF/pin.
- Supports SDR and DDR SDRAMs:
 - SDR I/Os are powered at 3.3V
 - DDR I/Os are powered at 2.5V
- The implication is that SDRAM I/Os are isolated from the rest of MGT5100 I/Os.
- MGT5100 does not support populating half the data bus (16 bits only) in SDR or DDR mode.
- MGT5100 supports an SSO-friendly I/O structure where MGT5100 drives known data on all I/O lines except in the read case where SDRAM is driving (i.e., no external bus-keepers needed), and during the switch from write to read (when I/O enables are negating), no data change occurs at the input of the output buffer. Such changes are delayed at least one clock edge from enable negation.
- The Memory Controller interface runs between 54–108 with a goal of 132MHz.
 This implies burst rates are:
 - 432MBytes/s with SDR @ 108MHz
 - 864MBytes/s with DDR @ 108MHz





8.1.2 External Signals (SDRAM Side)

Table 8-1. Real-Time Clock Signals

Bi-Directional	I/O	Definition	
DQ[MB_WIDTH:0]	I/O	Data	
DQS	I/O	Data Strobe—DDR only.	
UDQS	I/O	Upper Byte Data Strobe when use x 16 bits SDRAM module	
RAS ¹	0	Row Address Select.	
CAS ¹	0	Column Address Select	
WE ¹	0	Write Enable	
CS ¹	0	Command Select—each bank has a command select to enable command.	
CLK	0	Memory Clock	
BA ¹	0	Bank Address—each SDRAM module has four internal banks. These 2bits are used to select the internal bank. They are also used to select SDRAM internal mode register during power up initialization.	
DM[BT_NUM:0]	0	Data Mask—SDRAM Controller drives each of these bits to mask the coresponding data byte, which is invalid in the read/write operation.	
A ¹	0	Address—used as either row address or column address depending on command issued. When used as column address, A10 is used as a control signal instead of address line to control precharge operation.	
CLK	0	Memory Clock—DDR SDRAM only.	
CKE ¹	0	Clock enable—when low, SDRAM clock is disabled. Used in self refresh cycle, and can be used to delay data in normal SDRAM system.	
NOTE:	•		

8.2 Functional Description

8.2.1 Clock Generator

The Clock Generator can be included in the SDRAM Controller, or the needed clocks can be supplied by the central clock block in the chip. If the MPC603e bus clock is CLK, the following clocks are needed in the MC block:

- CLK
- CLK
- CLK/2 CLK/2
- 2CLK
- 2CLK
- CLK/64



Signals RAS, CAS, WE, CS, plus BA, A10, and CKE are encoded to form a set of SDRAM operation commands to control the different SDRAM operations.



CLK/64 is used to clock the precharge and refresh counter(s). The clock sent to SDRAM modules is selected by control bits in the MC configure register. Selection is based on:

- MPC603e bus frequency
- SDRAM module type
- SDRAM module specification

Control bits must set at beginning of SDRAM initialization. Default selection is CLK.

- In DDR, SDRAM system data are R/W at each clock edge (rising and falling).
- In normal SDRAM, case data is available at rising clock edge.

8.2.2 Serial Interface

The serial interface is used when the SDRAM Controller interfaces with the DIMM module. During power-up, software reads the DIMM EEPROM over the serial interface to get DIMM information. This block is an I²C block.

// ?? One DIMM for each bank i.e. two to support ??

8.2.3 Address Multiplexing and Address Pipeline Blocks

8.2.3.1 Address Input Multiplexing Block

When the SDRAM Controller receives the active A_CS[0:1] from the central decoder, it latches address lines A[3:28] and multiplexes them into:

- row addresses
- column addresses
- internal bank addresses

In commonly used 64-Mbit SDRAM modules, the minimum number of column address lines is 8. There are 12 row address lines in both 64-Mbit and 128-Mbit commonly used SDRAM modules; the internal bank number is 4 (2 address lines used).

To simplify input address multiplexing, the SDRAM Controller routes (in the order of low to high) the lower 22bits to:

- 8 column addresses
- 2 internal bank addresses
- 12 row addresses

M_C multiplexes the remaining 4 higher address lines as higher column or row addresses. This configuration limits page size to either:

- 1KByte words (8 column addresses and 2 internal bank addresses), or
- 32Kbits





M_C supports only 4 internal bank configurations. Table 8-2 lists configurations for commonly used 64-Mbit and 128-Mbit SDRAM modules. MC multiplexes the higher 4bits (bits 3, 4, 5, and 6 of the microprocessor address) for future 256-Mbit or 512-Mbit module use.

Table 8-2. Example SDRAM Module Configurations

SDRAM Device Row bit x		Physical Address Multiplexing							
Device	Configure	Column bits x Internal Bank	3	4	5	6	7–18	19–20	21–28
64Mbits	16M x 4bit	12 x 10 x 4	Х	х	Col 9	Col 8	Row 11–0	Bk 1–0	Col 7-0
	8M x 8bits	12 x 9 x 4	Х	х	Х	Col 8			
	4M x 16bit	12 x 8 x 4	Х	х	Х	Х			
128Mbits	32M x 4bit	12 x 11 x 4	Х	Col10	Col9	Col 8	Row 11–0	Bk 1–0	Col 7-0
	16M x 8bit	12 x 10 x 4	Х	х	Col9	Col8			
	8M x 16bit	12 x 9 x 4	Х	Х	Х	Col8			

8.2.3.2 Address Pipeline Latches

When the address buffers are free, multiplexed address lines are latched. The following address control signals are latched at the same time:

- R/W
- TBST
- DM[0:7]
- A_CS[0:1]

Row address is compared to previous address, and may be used in precharge and bank active commands, if needed. Column and bank address lines are used in R/W commands. MC tracks the stage order, and keeps address and data tenure order consistent.

8.2.3.3 Address Output Multiplexer

The address output multiplexer selects the output address lines between the row and column plus bank addresses. During power-up, output initialization can be from the microprocessor data lines for SDRAM mode register set commands.

8.2.4 Row Address Monitor

To support 2 SDRAM banks, MC keeps and monitors a duplicate set of row addresses. MC compares the current input row address to the current saved active row address. The comparison result is either:

- sent to the Command Generator for a corresponding command generation, or
- saved in the pipeline for later use.

M_C continues monitoring the internal bank address. It activates the inactive bank when the bank address appears with the row address.





8.2.5 CS Multiplexer

The $\overline{\text{CS}}$ multiplexer selects $\overline{\text{CS}}$ signals for the Command Generator between $\overline{\text{A_CS}}[0:1]$ and $\overline{\text{D_CS}}[0:1]$, and between input $\overline{\text{A_CS}}[0:1]$ and saved $\overline{\text{A_CS}}[0:1]$ for any corresponding command generation.

8.2.6 Write/Read Data Buffer and Multiplexer

To translate the 64-bit microprocessor data to 32-bit SDRAM data, the SDRAM Controller maintains:

- a 32-bit write data latch
- a 32-bit read data latch

The write data latch holds the lower 32bits of microprocessor data. The higher 32bits of write data flows through and is written to the SDRAM module first. Then, the latched lower bytes are sent to the SDRAM module in the next clock.

The read data latch holds the first 32bits of data read from the SDRAM module and waits for the second read data. When the second read data comes, MC puts the first 32bits of data in the higher bytes position of the microprocessor bus, and at the same time puts the second 32bits of data in the lower byte position.

M_C tri-states the microprocessor bus. The SDRAM bus is controlled by control signals from the Command Generator.

8.2.7 Refresh and Precharge Counters

For each SDRAM bank, the SDRAM Controller maintains:

- a refresh counter
- a precharge counter

In operation mode the counters send a terminate counter (TC) signal, which commands the generator to signal the end-of-refresh or end-of-open-page. The counter reloads its origin value when the Command Generator sends back a reload signal following a refresh or precharge command generation. The counters origin values are stored in the MC configure register.

The counter is clocked by the scaled system clock.



8.2.8 Command Generator

The Command Generator is the center part of the SDRAM Controller. It takes input control signals from the:

- microprocessor bus
- · refresh and precharge counters
- · row address monitor
- delay logic
- control registers

Using the input control signals, the Command Generator generates all SDRAM commands and acknowledge signals to the microprocessor interface.

The Command Generator controls the address pipeline and data buffers operations. It contains a state machine for each SDRAM bank.

8.2.9 Delay Logic

Delay logic block generates various clock delay signals to send to the Command Generator to meet the delay requirements between commands, and control signals. The delay values are stored in MC configure register. Each bank needs a delay logic block.

8.3 SDRAM Controller

The SDRAM Controller contains 3 registers:

- 1. 1 16-bit special mode register
- 2. 1 32-bit configure register
- 3. 1 32-bit control register

These register can be written by the MPC603e core. Section 8.3.1 gives register descriptions. Figure 8-2 shows a flowchart of the SDRAM Power-ON sequence.








Figure 8-2. SDRAM Power-ON Sequence



8.3.1 Memory Controller SDRAM Registers—MBAR + 0x0100

SDRAM uses 1 16-bit mode register, 1 32-bit Control register and 1 32-bit configuration register. These registers are located at an offset from MBAR of 0x0100. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0100 + register address

Hyperlinks to the SDRAM registers and the Chip Select register are provided below:

- Mode (0100)—Register0, write-only
- Configuration (0108)—Register2, write-only
- Control (0104)—Register1, write-only
- Configuration (010C)—Register3, write-only
- Chip Select (0110)—XLB_SEL, R/W

Control Register—When the internal master is writing to the Control Register, the SDRAM Controller receives a REG_CS signal from the central decoder. The SDRAM Controller decodes address lines ADDR[28:29] to select the target register. These are write-only registers.


Configuration Registers—There are 2 32-bit Configuration Registers that store the delay value between commands. These are write-only registers. During initialization, software loads the values according to the SDRAM information obtained. The Memory Controller uses these values to generate proper delays between the commands. Values stored are the number of clocks. Registers are reset only by a power-up reset signal.

8.3.1.1 Mode (0100)—Register 0


This is a dummy write-only register. This register is used to initialize the SDRAM module mode and extended mode set registers. During power-up initialization, the system software sets control bit MODE_EN to enable access to this register. The Memory Controller (M_C) also generates the mode (or extended mode) set command at the same time. The Memory Controller sends the data written to this register to the SDRAM module by putting the data bits 2:15 into BA[0:1] and A[0:11].

This register can only be written when the MODE_EN bit in the control register is set. After writing, the MS_EN bit should be cleared by software. This register is reset only by a power-up reset signal.

Table 8-3. Mode (0100)—Register 0







Bits	Name	Description	
0:1	MODE_CODE	nternal memory bank value.	
2:3	ВА	Bank Address—bits are put in BA[0:1] lines. The SDRAM module uses it as part of mode register selection address.	
4:6	_	Reserved	
7:8	Operating Mode	If bits are cleared (00) the SDRAM module is in normal operation.	
		If bit 7 is set (10) the DLL (delay-locked-loop) is reset.	
		If bit 8 is set (01) this is a vendor-specific test mode.	
9:11	CAS Latency	In the last data these are latency mode bits. These bits define the delay value from read/write to data available. The actual value should be found in the SDRAM module specification.	
12	Burst Type	In the last data this is a burst type mode bit. This bit defines the burst type to be either sequential or interleaved. MC supports sequential mode, therefore 0 should be written to this bit.	
13:15	Burst Length	In the last data these are burst length selection bits. MC only supports burst length 8.	
16:31	_	Reserved	

8.3.1.2 Control (0104)—Register1

The 32-bit write-only Control Register is used to control certain operations and generate some SDRAM commands. It is reset only by a power-up reset signal.

Table 8-4. Control (0104)—Register1 msb 0 R REF_ CNT_EN Reserved M_DATA_ DRIVE MODE_ SET_EN CK_EN FAST_XLB DDR_ MODE ADDR_ SEL DDR_ 32BIT W REF_CNT RESET: 31 lsb R BUFF_ DIM DDR_DQS_EN W Reserved Reserved Reserved RESET:




Bits	Name	Description	
0	MODE_SET_EN	During SDRAM initialization writing 1 to this bit enables access to the SDRAM mode_set_register and extended_mode_set_register by writing through the MC Mode Register. After mode_set_register programming is finished, this bit must be cleared.	
1	CK_EN	Writing 1 to this bit disables the SDRAM clock. Software uses it to disable the SDRAM clock in sleep mode after precharge and self-refresh commands are issued.	
2	DDR_MODE	Double Data Rate SDRAM mode—If this bit is set, the SDRAM in use is the DDR type. If this bit is cleared, then normal SDRAM is in use. This bit must be written properly during SDRAM initialization.	
3	REF_CNT_EN	When this bit is cleared, the auto refresh counter is enabled and the MC issues auto refresh commands when the counter reaches TC (terminal count). If this bit is set, the refresh counter is disabled.	
4	FAST_XLB	When xlb configured as 1:1 or 1.5:1 aack_b must not be too fast	
5	_	Reserved	
6:7	ADDR_SEL	Address Selection—bits are used to multiplex address lines 3, 4, 5 and 6 to higher column address or row address. The table below shows the map.	
8	DDR_32BIT	If set, support is enabled for the DDR 32-bit special module, which uses A8 for precharge. If cleared, it uses bit A10.	
9	M_DATA_DRIVE	If set, SDRAM Controller drives DQ and DQS signals all the time except during a read. When clear, signals are tri-stated except during a write.	
10:15	REF_CNT	Refresh interval count. These bits hold the page open interval value, that is the maximum delay from bank active command to precharge command. This value is the number of clocks. The clock is the SDRAM clock divided by 64. The interval value is given by the SDRAM specification.	
16:19	_	Reserved	
20:23	DDR_DQS_EN	This bit enables individual ddr dqs outputs. If set, it enables all four dqs pins, for ddr modules that have a dqs per byte. If bit is cleared, it is used for ddr modules that use only one dqs (i.e., 32-bit modules). If bit is cleared, it does not matter which bit is used. All four bits should be tied together at the board.	
24:26	_	Reserved	
27	BUFF_DIM	When 1: supports buffered DIMM, which has 1 clk delay for comm, but not for dm need delay dm 1 clk, and add 1 to R/W latency in REG2.	
28:31	_	Reserved	


8.3.1.3 Configuration (0108)—Register 2

This is a write-only register.

Table 8-5. Configuration (0108)—Register 2








Bits	Name	Description	
0:3	SRD_DL	Single read to write (last_d + 1ck (DDR) or 3ck "DM" (noDDR = 7)).	
4	-	Reserved	
5:7	SWT_DL	Single write to read/pre (last valid data + 1ck : = 2 for no DDR).	
8:11	LATENCY_DL	Latency delay. This is the delay from read/write commands to valid date available.	
12	_	Reserved	
13:15	ACTORW_DL	Active to read/write delay.	
16	_	Reserved	
17:19	PRETOAC_DL	Precharge to active delay.	
20:23	REFTOAC_DL	Refresh to active delay.	
24	_	Reserved	
25:27	WT_LATENCY_DL	Write latency delay (DDR:3(clk2), noDDr:0)	
28:31	— Reserved		

8.3.1.4 Configuration (010C)—Register3

This is a write-only register.

Table 8-6. Configuration (010C)—Register 3




Bits	Name	Description	
0:3	BRDTOPRE_DL	Burst read to read/prech delay (burst(= 7 no DDR) or burst/2(DDR))	
4:7	BWT_DL	Burst write to r/w delay (last data + 1ck : = 8 for no DDR).	
8:11	BRD_DL	Burst read to write delay (last data + 1ck : = 10 for no DDR if latency is 2).	
12:15	BURST_LENGTH	Burst length value.	
16:28	_	Reserved	
29:31	RDLY_TAP	Default rdly_tap to middle of taps.	





8.3.1.5 Chip Select for Memory Modules (0110)—XLB_SEL

Table 8-7. Chip Select (0110)—XLB_SEL



Bits	Name	Description
0:5	_	Reserved
6:7	XLB_SEL	The XLB_SEL register is used as a chip select for the memory modules. High address bits (xlb bus bits 24 and 25) are used to select the external SDRAM banks. Only bit 7 is set to 1 if 2 chip selects are needed, while the other bits are set to 0. If only one chip select is needed, all bits are set to 0.
8:15	_	Reserved

8.3.2 Example of Setting Registers

This is an example of how to configure the MC for using the Micron SDRAM Module MT48LC8M16A2TG-75. First define what the "last valid data" value is. All values in the equations are relative to clock cycles. The "last valid data" value is defined as 2 clocks for each 32 bits read from memory for a single beat transaction. To calculate what value is to be read into the config1 register for this memory module, the equations below apply.

8.3.2.1 Example—Configure 1 Register

```
Configure 1 Reg = 'H72222700
```

Assuming we use a 100 MHz memory clock in our calculations. We calculate this example using a latency of 2.

```
latency (read latency delay) = 2
(can either be 2 or 3 for current sdr sdram models)

last valid data = 2ck
(2ck for each 32-bit read from memory for a single-beat transaction)

burst read = MC always does a burst read that takes 4ck's.

srd_dl (single read to write) =
latency + burst read + 1ck = 2 + 4 + 1 = 7 (see Note 2)

swt_dl (single write to read/pre) =
(last valid data - 1ck) + 1ck : = 2 (see Note 3)

actorw (active to read/write delay) = 2
(see Micron MT48LC8M16A2TG data sheet, pg 34)
```

This is from the t_{RCD} Symbol for (Active to READ or WRITE delay).

```
pretoac (precharge to active delay) = 2
(see Micron MT48LC8M16A2TG data sheet, pg 34)
```





This is from the t_{RP} Symbol for (PRECHARGE command period).

```
reftoac (refresh to active delay) = 7
(see Micron MT48LC8M16A2TG data sheet, pg 34)
```

This is from the t_{XSR} Symbol for (Exit SELF REFRESH to ACTIVE command).

```
wt_lat (write latency to memory) = 0
(see Micron MT48LC8M16A2TG data sheet, pg 50)
```

On the data sheet you can see that the Write command is on the same clock period as the Data is Valid.

NOTE:

- +1ck is added for data bus turnaround
- 2. last valid data = 2ck for each 32-bit read from memory for single-beat transaction
- 3. last valid data –1ck = 2ck single-beat write, 8ck burst write to 32-bit memory data bus –1 cycle. Because. the first 32-bit write data comes at the same time as write command; the +1ck = tWR (write recovery time) for a write to precharge transaction. (see the Micron MT48LC8M16A2TG data sheet, pg 50)

8.3.2.2 Example—Configure 2 Register

```
Configure 2 Reg = 'H78b70000

brdtopre (burst read to read/prech delay) = burst length - 1ck = 7

bwt_dl (burst write to r/w delay) = (burst length - 1ck) + 1ck = 8 (see Note3)

brd_dl (burst read to write delay) = latency + burst length + 1ck : = 11 = 'Hb

burst_lth = burst length - 1ck = 7
```

8.3.2.3 Example—Control Register

The refresh interval count can be calculated by the following equation:

```
(100MHz / (4096 cycles / 60ms)) / 64 = 24
```

8.3.2.4 Example—Load Sequence for Registers





8.4 Performance Considerations

The best case maximum SDRAM interface performance occurs when the internal master continuously accesses the whole page of large page size. In this case there may be one clock delay between a 32Byte burst transfer, plus overhead time. The overhead time in one page access is a precharge of all commands, four bank active commands, a data latency delay, plus time for a refresh.

The practical large page size is a 1KByte word. Therefore, it needs 128 burst transfers (burst length eight) to finish the whole page transfer. In a normal SDRAM, each burst transfer needs nine clocks; in the DDR, five clocks are needed. If the 100MHz clock is used, the refresh cycle occurs about every 1536 clocks. The refresh delay includes a refresh command and a precharge-all banks. Then, four active commands are needed, plus delays between the commands.

The one page transfer time in a normal SDRAM system is:

```
128 burst time + data latency + 1 precharge and delay + 4 active and delay + refresh delay x 1170/1536
```

That is:

```
1152 + 2 + 4 + 12 + 13 = 1183clocks = 11830ns
```

The data rate:

```
4KBytes / 11830ns = 346MByte/s
```

In the DDR case:

```
640 + 2 + 4 + 12 + 7 = 665 \text{clocks} = 6650 \text{ns}
```

The data rate:

```
4KBytes / 6650ns = 616MByte/s
```

The worst case maximum SDRAM interface performance occurs when the internal master continuously accesses SDRAM, but every access is to a new page. In this case each burst transfer needs a precharge command plus an active command.

In the normal SDRAM case, one burst transfer time(100 MHz clock):

```
1 burst time + data latency + 1 precharge and delay +
1 active and delay + refresh delay x 18/1636
```

That is:

```
9 + 2 + 4 + 4 + 1 = 20 \text{clocks} = 200 \text{ns}
```

The data rate:

```
8 \times 4Bytes / 200ns = 160MByte/s
```



In the DDR case:

```
5 + 2 + 4 + 4 + 1 = 16 clocks = 160ns
```

The data rate:

```
8 \times 4Bytes / 160ns = 200MByte/s
```

The average data rate should be between the best case and the worst case in burst transfer mode. In single transfer mode the data rate is slower.







SECTION 9 CS/LP BOOT ROM/SRAM CONTROLLER

9.1 Overview

The following sections are contained in this document:


- Reset Configuration
- Timing
- Signals
- Interface Description
- Physical Peripheral Connections
- Programmer's Model, includes:
 - Chip Select/LocalPlus Bus Registers—MBAR + 0x0300

The Chip Select/LocalPlus (CS/LP) Boot ROM/SRAM Controller is a simple interface, consisting of the:

- address
- data
- read/write output
- · chip select

A special multiplexed mode is available, which provides an Address Latch Enable (ALE) during the address phase with a separate data phase. This allows larger peripherals to be used with a minimum of external logic. A rudimentary microprocessor interface can be constructed with additional decoding for Transfer Start (TS).

NOTE: The LP Controller should connect directly to the device with little or no additional circuitry.



Multiplexed Bus Transaction—32-bit Address/32-bit Data Bus Mode

Figure 9-1. Bus Transactions



LP access need not be fast and is commonly only a byte-wide access. Chip Select, $\overline{CS}[0]$, is dedicated to the boot ROM address space and enable access. Access can be Byte- or Word-wide. Control signal timing is compatible with common ROM/flash memory.

The 32-bit common address/data bus allows up to 16MBytes of ROM using either:

- Address Latch Enable 8 data bits plus 24 address bits, or
- 16 data bits plus 16 address bits




Figure 9-2. MUXed Addr/Data

The RST_CONFIG byte BOOTROM_TYPE bit determines at reset the number of address and data bits used.

Programming flash is also supported. Five additional chip selects are provided. If an ATA disk interface is present, two chip selects are used for the interface. Each chip select is fully programmable for various wait states and operating modes. For example, byte swapping, read-only indication, etc.

9.2 Reset Configuration

The number of address/data bits and the timing of the ROM/SRAM Controller are controlled by bits in the RST_CONFIG byte at reset. Section 17 gives more details. Table 9-1 lists possible parameter settings.

Table 9-2 gives possible settings for the BOOTROM_SPEED bits, which are used to control the local bus ROM/SRAM access speed. The table gives timing parameters, in clock cycles.

Figure 9-3 shows the timing diagram. To use Table 9-2, timing parameters in Figure 9-3 must be matched to the timing diagram for the memory used. When usable timing parameters have been gathered, the Local Bus clock period helps determine the minimum number of clock cycles used to meet the memory timing requirements. When done, the correct setting for BOOTROM_SPEED can be determined using Table 9-2.



Table 9-1. BOOTROM_TYPE (RST_CONFIG) Settings


BOOTROM_TYPE	Address Bits	Data Bits				
01	24 (LPadd[0:23])	8 (LPdata[0:7])				
1	16 (LPadd[0:15])	16 (LPdata[0:15])				
NOTE: 1. Denotes default configuration if RST_CONFIG is not sampled.						

Table 9-2. BOOTROM_SPEED (RST_CONFIG) Settings

BOOTROM_SPEED	Timing Parameters	s (Given In Clock Cycles)
BOOTKOW_SFLED	t _{WR}	t _{RD}
001	12	12
01	8	8
10	6	6
11	4	4
NOTE: 1. Default configuration.		02

9.3 Timing

Figure 9-3 shows a typical boot ROM READ access timing diagram and indicates the required timing for the LocalPlus Controller. This timing diagram also shows any non-multiplexed chip select operation.



NOTE:

- 1. t_{RD}/t_{WR} is wait states as programmed for corresponding access and chip select.
- 2. Read data has nominal setup/hold requirements around the $\overline{\text{CS}}$ negation.
- 3. Signals are driven with one-clock setup and hold outside of CS active.

Figure 9-3. Timing Diagram—Boot ROM Access (CS[0] Enabled)



9.4 Signals

The LPC consists of three major connection groups:

- 1. An internal IP bus interface
- 2. Internal extensions to support external access (i.e., full address and "hit" signals)
- 3. The external I/O for connection to peripherals

The external I/O bus is shared with the PCI AD bus and requires arbitration for access to the external bus.

Table 9-3. LocalPlus External Signals

Outputs	1/0	Definition
CS	0	Chip Selects (active low), CS[4] and CS[5] used by ATA, if present
R/W	0	Read/Write dedicated output.
ALE	0	Dedicated Address Latch Enable output (multiplexed transactions only)
AD_out	0	AD output (uni-directional)
AD_enables	0	AD output enables
ACK	I ¹	External Acknowledge input
AD_in	l ¹	AD input (uni-directional)
NOTE:		10.000

^{1.} No external inputs connect to CSC.

9.5 Interface Description

Figure 9-4 shows the LPC concept.









Figure 9-4. LPC Concept Diagram



- NOTE:

 1. Simple microprocessor interfaces may be possible if logic can generate TS. CS may be suitable for TS if device can tolerate it being active beyond a single clock cycle.

 2. CS does not assert until ALE has been completed.
 - ACK feedback is not required, but if used, has programmable polarity.

Figure 9-5. Using ALE Transactions



9.6 Physical Peripheral Connections

For non-multiplexed peripheral connections, the address inputs of a connected peripheral should connect to the corresponding AD bus bits (i.e., AD[0] to Padd[0]). Peripheral data connections must occur immediately adjacent to the next available AD bit and work upward to AD[31]. For example, a 16-bit address or 16-bit data peripheral would connect Padd[0:15] to AD[0:15] and Pdata[0:15] to AD[16:31]. This convention MUST be adhered to for all non-multiplexed peripheral types.

9.6.1 During the Address Tenure

The address is presented on the corresponding AD bus bits up to a maximum of 25bits (i.e., AD[0:24]). Smaller devices (with address ranges at 8, 16, or 24 respectively) must use the corresponding AD bits, beginning with AD[0]. AD[0] is the least significant address bit. Regardless of address size, the entire AD bus is driven during the address phase.

The bank select bits appear on AD[26] (bank select least significant bit) and AD[27] (bank select most significant bit). These bit values are pre-programmed into the corresponding LPC control register prior to initiating an external transaction. The TSIZ bits appear on AD[28] (the TSIZ least significant bit) and AD[29] (the TSIZ most significant bit). These bits are calculated and driven by the LPC based on the internal byte lane enables on the IP bus.

NOTE: Only TSIZ of 1, 2, or 4 is supported. This is not an LPC restriction, but an IPBI restriction.

The ALE signal is active high and remains asserted for either one or two system clocks.

AD[25], AD[30], and AD[31] are unused and driven low by LPC during address tenure.

9.6.2 During the Data Tenure

When writing to the peripheral, LPC drives the indicated AD data bits. When reading, indicated AD bits are tri-stated by the LPC. AD[0] is treated as the least significant data bit. Any unused data bits (as indicated by the data size field in the associated control register) are driven low by the LPC and should NOT be driven by the peripheral or glue chip.

At the first clock edge where the ACK input is detected and asserted, LPC terminates the transaction and drives the bus. AD bus copntrol reverts to the PCI Controller, which is then responsible for driving default bus values. Obviously, any peripheral glue chip MUST tristate the AD bus when it is not in use. Figure 9-6 shows a timing diagram of a multiplexed transaction type.








Figure 9-6. Timing Diagram—Multiplexed Transaction Waveform

During data tenure, the decision between data being driven or the AD bit being tri-stated is dependent on whether the transaction is a read or a write and what the programmed data size is. Unused bits in the data tenure (i.e., those in excess of the programmed data size) are driven to zero by the LPC as a precaution to avoid a floating bus condition.

The cycle terminates without an ACK, if the internal wait state condition expires. In either case data and control signals are maintained one clock cycle beyond CSx negation to assure hold time.

NOTE: Use of ACK for termination is software programmable.

9.7 Programmer's Model

Table 9-4 through Table 9-7 describe in detail the registers and bit meanings for configuring chip select operation. Register 0 through Register 5 are identical, one for each chip select output. However, Register 0 has active defaults for use by BOOTROM on chip select 0. All other configuration registers power-up disabled and require software intervention before the corresponding chip select will operate. Register 6 is a the enable register and Register 7 serves as a status register. Registers 8-1F are unimplemented.

NOTE: The address range registers, or BARs, for each chip select reside in the IPBI control register set rather than here in the LPC register set.

9.7.1 Interrupt and Bus Errors

LPC has only one possible interrupt case. This occurs when a particular peripheral in the associated configuration register is marked as read-only or write-only and is accessed in



violation of this setting. It is important to distinguish internal versus external access in the following descriptions.

- Internal access—always refers to the IP bus and/or XL buses in MGT5100. The LPC register set (and access to it) are considered internal transactions. Bus errors can occur during internal access (i.e., attempting to read or write an unimplemented register).
- External access—always refer to transactions to external peripherals and these transactions always occur on the external AD bus.

The term LocalPlus bus is synonymous with AD bus and indicates the shared nature of the AD bus coupled with a few dedicated signals for peripheral communication (ACK, ALE, etc.).

Separate enables are provided for external and internal bus errors. Any enabled bus error is reflected as the assertion of ips_xfr_err on the IP bus. Then, by assertion of TEA on the XL bus (assuming XL bus is the source). In general, bus errors are routed to the machine check exception pin on the core.

To provide for software polling, status bits are always active regardless of the enable bits.

9.7.2 IP Bus Interface (IPBI)

This module is a gasket of circuitry to be used between an XL bus and an IP bus slave device. The gasket handles parity creation and checking, pipelining, re-ordering bits, address decode, and otherwise translating signal names between the two protocols. Using this module as the gasket to an XL bus ensures consistent functionality and compatibility for devices designed to the IP bus characteristics.

Figure 9-7 shows the IPBI block diagram. Figure 9-8 shows the slave-bus interface connections.

There are seven sub-modules.

- 1. addr_hit module—determines if addr_tenure module tracks which address is active
- 2. addr_fifo module—tracks pipelining
- 3. addr_hit module—determines if IP bus space is addressed
- data tenure module—controls data transfer
- 5. parity module—checks data parity
- bar_register modules—stores base address and chip select start/stop address registers
- 7. module_select—decodes address and generates module enable signals, including chip select



Figure 9-7. Block Diagram—IPBI








Figure 9-8. Slave-Bus Interface Connections



9.7.3 Chip Select/LocalPlus Bus Registers—MBAR + 0x0300

There are 8 32-bit Chip Select/LocalPlus (CS/LP) bus registers. These registers are located at an offset from MBAR of 0x0300. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0300 + register address

Hyperlinks to the CS/LP bus registers are provided below:

- CS Boot ROM, (0300)—Register 0
- CS Control (0318)—Register 6
- CS Configuration (0304–0314)—Registers 1–5 CS Status (031C)—Register 7

9.7.3.1 CS Boot ROM, (0300)—Register 0

Table 9-4. CS Boot ROM, (0300)—Register 0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Wai	tD							\//:	aitX			
W				vvai	u							VVC	aitA			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	MX	AL	AA	CE	Δ	.S	Г	s	Ra	ınk	тw	-vn	ws	RS	wo	RO
W	IVIX	/ \L	/ //		'					1111	"	yΡ	****	1.0	***	1.0
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	T	
Bits	Name	Description
0:7	WaitP	Number of wait states to insert. Can be applied as a prescale to WaitX or used by itself, as specified by WTyp bits below. Wait states control how many system clocks the corresponding chip select pin remains active.
8:15	WaitX	Base number of wait states to insert, or combined with WaitP as specified by WTyp bits below.
16	MX	MX bit specifies whether transaction operates as multiplexed or non-multiplexed. A multiplexed transaction presents address and data in different tenures. During the address tenure, ALE is asserted. At the end of ALE, AD bus is switched to data tenure and CSx pin is asserted. 0=Non-multiplexed 1=Multiplexed cf operation—if rstcfg[14] on pad_eth_06 is low, boot operation is non-multiplexed (single tenure), else boot operation is multiplexed (dual tenure).
17	AL	ALE length—multiplexed transactions only 0=ALE width is 1 internal clock 1=ALE width is 2 internal clocks At boot time, internal clock is twice the frequency of external bus clock. Therefore, AL defaults to 1 (2 clocks) for boot device.



Bits	Name	Description
18	AA	ACK Assertion—multiplexed transactions only. This bit defines whether ALE input is active or not. If AA is 1, programmed wait states can be overridden when/if the external device drives the ALE input low. Wait states are still in effect. If no ACK is received, cycle terminates at end of wait state period.
19	CE	An individual Enable bit—allows chip select operation for the corresponding chip select pin. CE must be high to allow operation. Register 6 master enable bit must also be high, except when $\overline{CS}[0]$ is used for boot ROM. 1 = Enabled
20:21	AS	Address Size field—defines size of peripheral Address bus (in bytes) and must be consistent with physical connections. 00 = 8 bits 01 = 16 bits 10 = 24 bits 11 = 25 bits See documentation for Physical Connection requirements. The combination of address size, data size, and transaction type (MX) must be consistent with the peripheral physical connection. In case of a multiplexed transaction, the entire address is driven regardless of address size field.
22:23	DS	Data Size field—represents data bus size (in bytes) of the peripheral: 00=1Byte 11=4Bytes LPC access is limited to full data word access and must be so aligned. Byte lane shifting is done for presentation to the internal bus. Therefore, aligned transfers do not require software overhead.
24:25	Bank	Bank bits—are reflected on external AD lines (AD[27:26]) during Address tenure of a multiplexed transaction. Bit 24 is the msb and appears on AD[27].
26:27	WTyp	Wait state Type bits—define the application of wait states contained in WaitP and WaitX fields, as follows: 00 = WaitX is applied to read and write cycles (WaitP is ignored). 01 = WaitX is applied to Read cycles, WaitP is applied to Write cycles. 10 = WaitX is applied to Reads, WaitP/WaitX (16-bit value) is applied to Writes. 11 = WaitP/Waitx (as a full 16-bit value) is applied to Reads and Writes.
28	WS	 Write Swap bit—If high, Endian byte swapping occurs during writes to a peripheral. For 8-bit peripherals, this bit has no effect. For 24-bit peripherals, byte swapping does not occur. However, the 24-bit word is shifted up (or down) in the 32-bit data lanes. NOTE: 24-bit transactions MUST be done as 4-Byte transactions, the LPC cannot process "native" 24-bit data transfers. Byte Lane swapping can occur for both multiplexed and non-multiplexed transactions. 0=no Swap 1=Swap





Bits	Name	Description
29	RS	Read Swap bit—Same as WS, but swapping is done when reading data from a peripheral. Byte lane shifting (rather than swapping) is always done to put/get peripheral data from/to the active internal byte lanes. However, since swapping does not occur for 24-bit transfers, swap bits actually control shifting of 24-bit data up or down on the internal 4-Byte lane. 0=shift 24-bit data to LSB 1=shift to MSB
30	WO	Write-Only bit—If bit is high, the peripheral is treated as a write-only device. An attempted read access results in a bus error (as dictated by Register 6 EBEE bit) and/or an interrupt (as dictated by Register 6 IE bit). In any case, no transaction is presented to the peripheral. A bus error means the internal cycle is terminated with a transfer error acknowledge (ips_xfr_err assertion to IP bus, TEA assertion to XL bus).
31	RO	Read-Only bit—If bit is high, the peripheral is treated as a read-only device. An attempted write access results in a bus error (as specified by Register 6 EBEE bit) and/or an interrupt (as specified by Register 6 IE bit). In any case, no transaction is presented to the peripheral.

9.7.3.2 CS Configuration (0304–0314)—Registers 1–5

Table 9-5. CS Configuration (0304–0314)—Registers 1–5

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Wai	tP							\//:	aitX			
W				vvai								***	ait/X			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
								•								
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	MX	AL	AA	CE		S	D	9	R.	ank	W	Γvn	ws	RS	wo	RO
W	IVIX	\ \L				.0		3	00	AI IK	V V I	ур	VVS	11.5	000	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	WaitP	Number of Wait States to insert. Can be applied as a prescale to Wait X or used by itself, as dictated by the WTyp bits (see below). Wait States control how many System clocks the corresponding chip select pin remains active.
8:15	WaitX	The base number of wait states to insert, or combined with WaitP as dictated by the WTyp bits below.
		cf operation: if rstcfg[11] (on pad_eth_03) is 0 then 4 wait states are in effect, else 128 wait states are in effect. Wait States/2 equals number of external bus clocks from CS assertion to when data must be valid from boot device.



Bits	Name	Description
16	MX	Bit specifies whether transaction operates as multiplexed or non-multiplexed.
		A multiplexed transaction presents address and data in different tenures. During the address tenure, 1=multiplexed is asserted. At the end of 1= multiplexed, the AD bus is switched to data tenure and the \overline{CSx} pin is asserted. 0=Non-multiplexed 1=Multiplexed cf operation—If rstcfg[14] on pad_eth_06 is low multiplexed (dual tenure).
17	AL	ALE Length (multiplexed transactions only) 0=ALE width is 1 internal clock 1=ALE width is 2 internal clocks At boot time, internal clock is twice the frequency of external bus clock. Therefore, AL defaults to 1 (2 clocks) for boot device.
18	AA	ACK Assertion (multiplexed transactions only)—defines whether ACK input is active or not. If AA is 1, programmed wait states can be overridden when/if external device drives the ACK input low. NOTE: Wait States are still in effect. If no ACK is received, cycle terminates at end of Wait State period. cf operation—If rstcfg[14] on pad_eth_06 is high, indicating multiplexed-mode boot device, AA is assumed high. This lets boot device shorten wait state period by asserting ACK input.
19	CE	Chip Enable—bit allows chip select operation for the corresponding chip select pin. Must be high to allow operation. Register 6 ME bit must also be high, except when $\overline{CS}[0]$ is used for boot ROM. 1=Enabled
20:21	AS	Address Size field—defines the peripheral address bus size in bytes, and must be consistent with the physical connections. 00 = 8 bits 01 = 16 bits 10 = 24 bits 11 = 25 bits See documentation for Physical Connection requirements.
		NOTE: The combination of address size, data size, and transaction type (MX) must be consistent with the physical connection of the peripheral. In a multiplexed transaction, the entire address is driven regardless of the address size field. cf operation—if rstcfg[13] on pad_eth_05 is low, the non-multiplexed boot device address size is set to 24 bits (AS=10), else the boot device is treated as a 16-bit address (AS=01) device. For multiplexed-mode boot devices, the maximum 25 bits of address is always driven. This rstcfg bit affects the DS field below, and can be thought of as the small or big data size config bit.





DS Bank WTyp	Data Size field—represents the peripheral data bus size in bytes: 00=1 Byte 11=4 Bytes NOTE: LPC access is limited to full data word access and must be so aligned. Byte lane shifting is done for presentation to the internal bus. Therefore, aligned transfers do not require software overhead. cf operation—if rstcfg[13] on pad_eth_05 is low, the non-multiplexed boot device data size is set to 8 bits (DS=00), else the boot device is treated as a 16-bit (DS=01) device. For multiplexed-mode boot device, the selection is 16-bit or 32-bit data respectively. Bank bits—are reflected on external AD lines (AD[27:26]) during address tenure of a multiplexed transaction. Bit 24 is the msb and appears on AD[27]. Wait state Type bits—define application of wait states contained in WaitP and WaitX fields, as follows: 00 = WaitX is applied to Read and Write cycles (WaitP is ignored) 01 = WaitX is applied to Read cycles, WaitP is applied to Write cycles 10 = WaitX is applied to Reads, WaitP/WaitX (16-bit value) is applied to Writes 11 = WaitP/Waitx (as a full 16-bit value) is applied to Reads and Writes Write Swap bit—If high, Endian byte swapping occurs during writes to a peripheral. • For 8-bit peripherals, this bit has no effect.
WТур	Byte lane shifting is done for presentation to the internal bus. Therefore, aligned transfers do not require software overhead. cf operation—if rstcfg[13] on pad_eth_05 is low, the non-multiplexed boot device data size is set to 8 bits (DS=00), else the boot device is treated as a 16-bit (DS=01) device. For multiplexed-mode boot device, the selection is 16-bit or 32-bit data respectively. Bank bits—are reflected on external AD lines (AD[27:26]) during address tenure of a multiplexed transaction. Bit 24 is the msb and appears on AD[27]. Wait state Type bits—define application of wait states contained in WaitP and WaitX fields, as follows: 00 = WaitX is applied to Read and Write cycles (WaitP is ignored) 01 = WaitX is applied to Read cycles, WaitP is applied to Write cycles 10 = WaitX is applied to Reads, WaitP/WaitX (16-bit value) is applied to Writes 11 = WaitP/Waitx (as a full 16-bit value) is applied to Reads and Writes Write Swap bit—If high, Endian byte swapping occurs during writes to a peripheral.
WТур	data size is set to 8 bits (DS=00), else the boot device is treated as a 16-bit (DS=01) device. For multiplexed-mode boot device, the selection is 16-bit or 32-bit data respectively. Bank bits—are reflected on external AD lines (AD[27:26]) during address tenure of a multiplexed transaction. Bit 24 is the msb and appears on AD[27]. Wait state Type bits—define application of wait states contained in WaitP and WaitX fields, as follows: 00 = WaitX is applied to Read and Write cycles (WaitP is ignored) 01 = WaitX is applied to Read cycles, WaitP is applied to Write cycles 10 = WaitX is applied to Reads, WaitP/WaitX (16-bit value) is applied to Writes 11 = WaitP/Waitx (as a full 16-bit value) is applied to Reads and Writes Write Swap bit—If high, Endian byte swapping occurs during writes to a peripheral.
WТур	of a multiplexed transaction. Bit 24 is the msb and appears on AD[27]. Wait state Type bits—define application of wait states contained in WaitP and WaitX fields, as follows: 00 = WaitX is applied to Read and Write cycles (WaitP is ignored) 01 = WaitX is applied to Read cycles, WaitP is applied to Write cycles 10 = WaitX is applied to Reads, WaitP/WaitX (16-bit value) is applied to Writes 11 = WaitP/Waitx (as a full 16-bit value) is applied to Reads and Writes Write Swap bit—If high, Endian byte swapping occurs during writes to a peripheral.
	WaitX fields, as follows: 00 = WaitX is applied to Read and Write cycles (WaitP is ignored) 01 = WaitX is applied to Read cycles, WaitP is applied to Write cycles 10 = WaitX is applied to Reads, WaitP/WaitX (16-bit value) is applied to Writes 11 = WaitP/Waitx (as a full 16-bit value) is applied to Reads and Writes Write Swap bit—If high, Endian byte swapping occurs during writes to a peripheral.
WS	Write Swap bit—If high, Endian byte swapping occurs during writes to a peripheral.
	 For 24-bit peripherals, byte swapping does NOT occur, but the 24-bit word is shifted up (or down) in the 32-bit data lanes. NOTE: 24-bit transactions MUST be done as 4-Byte transactions, the LPC cannot process native 24-bit data transfers. Byte lane swapping can occur for both multiplexed and non-multiplexed transactions. 0=No Swap 1=Swap
RS	Read Swap bit—Same as WS, but swapping is performed when reading data from a peripheral. NOTE: Byte lane Shifting (rather than swapping) is always done to put/get peripheral data from/to the active internal byte lanes. Since swapping does not occur for 24-bit transfers, these swap bits actually control 24-bit data shifting up or down on the internal 4-Byte lane. 0=shift 24-bit data to LSB 1=shift 24-bit data to MSB
WO	cf operation—if rstcfg[12] on pad_eth_04 is low, boot device data is Endian swapped when read. This affects only 16- or 32-bit data size boot device. Write-Only bit—If high peripheral is treated as a write-only device. An attempted Read access results in a bus error (as specified by Register 6 EBEE bit) and/or an interrupt (as dictated by Register 6 IE bit). In any case, no transaction is presented to the peripheral.
1	wo






Bits	Name	Description
31	RO	Read-Only bit—If high, peripheral is treated as a read-only device. An attempted Write access results in a bus error (as specified by Register 6 EBEE bit) and/or an interrupt (as dictated by Register 6 IE bit). In any case, no transaction is presented to the peripheral.

9.7.3.3 CS Control (0318)—Register 6

Table 9-6. CS Control (0318)—Register 6



Bits	Name	Description
0	EBEE	External Bus Error Enable bit—Setting bit to 1 causes an external transaction that was denied because of an illegal access (i.e., Read-only or Write-only bits are set), to terminate with a Bus Error termination. This causes the IP bus to receive ips_xfr_err and the XL bus to receive transfer error acknowledge (TEA). If bit is 0, transaction is still denied, but results in a positive acknowledge on the internal busses. Regardless of this bit setting, a status bit (ROerr or WOerr) is set in Status Register 7.
1:2	_	Reserved
3	IBEE	Internal Bus Error Enable bit—Setting this bit causes an illegal access to the LPC register set to generate an internal bus error condition. Otherwise, all access to the LPC register set is positively acknowledged. In either case, no register or bit is corrupted. Bus error status bits are always set in the status register regardless of the IBEE setting.
4	IE	Interrupt Enable bit—If high, an illegal external access (as described in EBEE bit above), results in a CPU interrupt. This is the only condition for which the LPC can generate an interrupt.
5:6	TY	Reserved
7	ME	Master Enable bit—a global module enable bit. If this bit is low, register access can still occur, but no external transactions are accepted. However, ME does not affect boot ROM operation on $\overline{CS}[0]$. If software wishes to disable $\overline{CS}[0]$, it must write 0 to the Register 0 enable bit (CE).
8:31	_	Reserved



9.7.3.4 CS Status (031C)—Register 7

Table 9-7. CS Status (031C)—Register 7

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Resei	hav	WOerr	Oerr	Rsvd		CSxerr				Rese	rved			B2	В3
W	110001	vcu	N N	RO	INSVA		OOXCII				11030	ivea			52	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Reserved															
W								110	361 460	!						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:1	_	Reserved
2	WOerr	Write-Only error—If 1, it indicates a Read access was attempted on a peripheral marked as write-only. This is a sticky bit and must be written with 1 to be cleared. This status bit is always active regardless of bus or interrupt enable bits. The chip select number that relates to the error is reflected in the CSxerr field.
3	ROerr	Read-Only error—If 1, it indicates a Write access was attempted on a peripheral marked as read-only. This is a sticky bit and must be written with 1 to be cleared. This status bit is always active regardless of bus or interrupt enable bits. The chip select number that relates to the error is reflected in the CSxerr field.
4	_	Reserved
5:7	CSxerr	Chip Select error—Indicates chip select number associated with WOerr or ROerr.
8:13	_	Reserved
14	B2	Bus Error (type 2)—indicates an unimplemented LPC register was accessed by an internal write cycle. B2 is a sticky bit and must be written with 1 to be cleared. NOTE: No register or bit is corrupted, but it may indicate damaged software.
15	В3	Bus Error (type 3)—indicates an unimplemented LPC register was accessed by a internal read cycle. B3 is a sticky bit and must be written with 1 to be cleared. NOTE: No register or bit is corrupted, but it may indicate damaged software.
16:31		Reserved



SECTION 10 PCI CONTROLLER

10.1 Overview

The following sections are contained in this document:

- PCI External Signals
- PCI Interface, includes:
 - PCI XLB Configuration Registers—MBAR + 0x0D00
 - MGT5100 Application Interface Registers—MBAR + 0x0D00
 - PCI Transmit (Tx) Registers—MBAR + 0x3800
 - PCI Receive (Rx) Registers—MBAR + 0x3880

The Peripheral Component Interface (PCI) Controller is a high-performance bus, especially suitable for high data-rate applications like digital audio and video. The MGT5100 supports a PCI initiator and target interface. See Figure 10-1.

The 32-bit multiplexed address/data is shared with the ATA Controller and LocalPlus Controllers. However, control signals are on separate pins and only one operation (PCI, ATA, or LocalPlus) can be done at any given time.

The main PCI Controller is implemented with a Synopsis DesignWare[®] component (DWPCI). The DWPCI provides a physical connection to the PCI external bus, but requires more hardware circuitry to integrate into the MGT5100 application bus(es).

The PCI bus clock is always sourced from the MGT5100. An external output is available to drive the PCI bus clock. However, no input is available to let the MGT5100 be driven by an external source. Even in target mode, MGT5100 continues to drive the PCI clock for the system. This clock is selectable as:

- Same as the IP bus clock (e.g., 54MHz or 27MHz), or
- One-half the IP bus clock (e.g., 27MHz or 13.5MHz)

Delayed video applications are supported. Buffering and operation are designed to allow direct transactions to and from PCI-compliant and ATA-compliant disk drives. Full-duplex operation at both destinations allow data movement from the disk even while PCI-to-disk operations are in progress. In fact, data movement can be simultaneously occurring in both directions with data rates up to 10x MBytes/second. Transactions are time-separated by the internal PCI bus arbiter. If software time-separates block moves of data, the PCI data rate can be increased to approximately 40MBytes/second (at a 27MHz PCI clock).





The DWPCI Controller provides both target and initiator operation. MGT5100 is expected to operate mainly as an initiator. The DWPCI interface is optimized for initiator operation.

- As a target, limited but usable access to the internal bus (XLB) is supported.
- As an initiator, the PCI Controller is coupled directly to XLB (as a slave) and is also available on CommBus as a SmartDMA peripheral.

The DWPCI Controller provides for automatic retry of target disconnected transactions as well as latency time-outs. Hardware modules are placed in front of the DWPCI Controller to ease the software burden on MGT5100 application writers. These modules also do the necessary bus translation to connect the PCI to XLB and CommBus.

10.2 PCI External Signals

Table 10-1. PCI External Signals

Signal	I/O	Definition
AD	I/O	Multiplexed Address and Data Bus (Shared with ATA and LPC)
PAR	I/O	Parity
C/BE	I	Command/Byte Enable
IRDY	I	Initiator Ready
RST	I	Reset
CLOCK	I	Clock
FRAME	I	Frame Start
PERR	I	Parity Error
GNT	1	Bus Grant
LOCK	I	Bus Lock


10.3 PCI Interface

The following sub-sections are provided:

- PCI XLB Initiator Interface
- PCI XLB Target Interface
- PCI XLB Configuration Interface (includes registers)
- PCI SmartDMA Initiator Interface (includes registers)

The internal interface for PCI transactions is dictated by the DWPCI application interfaces. Figure 10-1 provides an operational view of these interfaces. In each case, a hardware module (or "gasket") converts the DWPCI interface into a standard bus interface with various limitations and capabilities.





NOTE:

- 1. Configuration transactions are single-beat 32bits on the IP bus.
- 2. Target transactions are single data-beat 64bits on the XLB master.
- 3. Initiator transactions support XLB burst transactions.
- 4. Full DMA support is provided by the CommBus SmartDMA Subsystem.

Figure 10-1. Block Diagram—PCI Interface

Blocks labelled as *state machine*, indicate custom functions that were added to enhance DWPCI functionality (i.e., autonomous packet transactions). Status and control registers are included to augment the standard PCI status bits in DWPCI. The PCI arbiter is custom designed and internal to MGT5100. One Request/Grant pair is provided for MGT5100 arbitration of a single external PCI Master.

NOTE: The MGT5100 PCI Arbiter does not implement bus parking or any specific algorithm scheme. Each PCI transaction requires re-arbitration.

As shown in Figure 10-1, the DWPCI has 3 separate interfaces for PCI transactions. The configuration interface provides for the read and write of status and control registers associated with PCI configuration. If the MGT5100 is the configuring master (as expected), this interface is used to configure the DWPCI.

An external master would configure the DWPCI through the external PCI bus. The DWP-CI, and thus MGT5100, can operate either as a PCI initiator or a PCI target.

- As a target, external requests are translated into single-beat 64-bit transactions on the XLB.
- As an initiator, the expected operation, 2 connection modes are supported:
 - XLB mode
 - CommBus mode

XLB Mode—Direct G2 core transactions (or any XLB master) are available on the XLB. Single-beat 64-bit data transactions are immediately transferred to the PCI bus. Each XLB data beat results in 2 32-bit data beats on the PCI bus (one beat may appear as a Null



Beat). No buffering is done and the XLB transaction stalls until the PCI transaction completes. Standard burst and critical double-word burst transactions are supported. However, each data beat may be stalled while the PCI transaction completes. Stall-time includes the PCI bus arbitration time.

NOTE:

- 1. XLB transactions are limited to 1-, 2-, 4-, or 8-Byte transactions that must be properly aligned to the indicated address boundary.
- 2. CDWF burst transactions rely on the cache-line features in DWPCI and may be affected by an errata involving the least significant bits of the PCI address. Section 10.3.1 gives more information.

CommBus Mode—The second connection mode is through the CommBus and SmartD-MA Controller. This interface provides for high-speed, autonomous DMA transactions with the DWPCI operating as a standard SmartDMA peripheral. Full-duplex operation is supported and direct XLB transactions can also be interleaved while CommBus transactions are in progress. PCI arbitration occurs continuously to support transaction interleaving.

NOTE: DMA operation operates independent of the XLB. Non-PCI XLB transactions have 100% bandwidth available during PCI DMA activities, except when SmartDMA is bursting data on XLB (i.e., to SDRAM).

Four (4) major interfaces are described in the following sections:

- 1. PCI XLB Initiator Interface (Section 10.3.1)—provides direct processor access to the PCI bus (i.e., XLB mode). This interface includes configurable address translation suitable to implement PREP and CHRP protocols.
- 2. PCI XLB Target Interface (Section 10.3.2)—supports MGT5100-as-Target PCI operations.
- 3. PCI XLB Configuration Interface (Section 10.3.3)—includes the usual PCI Configuration registers (Type 0 Header), followed by registers to control the PCI XLB Initiator Interface and PCI XLB Target Interface.
- 4. PCI SmartDMA Initiator Interface (Section 10.3.4)—has 2 sections:
 - PCI SmartDMA Transmit (Tx) Initiator Interface, Section 10.3.4.1 (PCI write)
 - PCI SmartDMA Receive (Rx) Initiator Interface, Section 10.3.4.3 (PCI read).
 For example, CommBus mode.

The PCI SmartDMA Initiator Interface provides for autonomous block transfers across the PCI bus. Sequential data organization from some starting addresses is assumed for each data "packet". Up to 65 KBytes of data can be transferred without CPU intervention; SmartDMA does the internal data transfer. This interface is controlled by its own register set, with some assistance from the PCI XLB Configuration interface.

10.3.1 PCI XLB Initiator Interface

Certain control and status information (e.g., PCI command word) is written to or read from an IP bus module associated with this interface (see Section 10.3.3). Once this module is configured, XLB transactions are automatically converted to PCI transactions.





This interface provides for configurable "Windows" into the PCI space. Two Main Windows are configurable and two subwindows can be defined within the Main Windows.

Map Decoder logic is provided and configurable to support PREP and CHRP protocols. This address translation logic is generic and requires significant software knowledge to actually implement the named protocols. See Section 10.3.3 for related register descriptions.

The PCI XLB Initiator interface supports all aligned XLB transactions, including 64-bit and normal bursts (i.e., 32-Byte aligned bursts). CDWF burst operation (i.e., cache line burst) is not directly supported, except the PCI protocol has a configurable cache line operation.

CDWF operation has not been verified at this time. In addition, there are known errata (see Appendix C, Addendum) associated with PCI I/O byte transactions. The 2 least significant bits (lsb) of the address are not reflected on the external PCI bus (they always appear as 0). This may adversely affect cache line bursting.

10.3.2 PCI XLB Target Interface

This interface supports MGT5100-as-Target operation. The DWPCI configuration space is accessible by an external PCI master (as in any PCI Target). Two BAR registers are provided to identify two Memory spaces in MGT5100.

- For SDRAM, there is a fixed 128MByte BAR.
- For MGT5100 internal registers, there is a 32KByte BAR.

Be Aware—True SDRAM space may be smaller, or larger, than 128MByte. The system programmer must be aware of this, as the PCI configuration space always shows a full 128MBytes.

An externally initiated transaction is mastered onto the XLB with no distinction from any other possible XLB master. The transaction on XLB shows as a 32-bit single-beat transaction.

Latencies on the XLB may result in a 16/8 clock rule violation. If this occurs, the DWPCI component issues a Target Disconnect and handles the expected retry. There is no accommodation made for these possible latencies. Certain situations could result in infinite retries. If this condition occurs, software can override the 16/8 clock rule by programming the "latrule disable" bit high. In this case, DWPCI does not disconnect and proceeds as if no rule violation occurred.

NOTE: At this time, successful internal operation during the Target Disconnect case has not been verified.





10.3.3 PCI XLB Configuration Interface

This interface provides an IP bus interface to and from DWPCI configuration registers. In addition to containing the standard PCI configuration header space, more register space is provided in this module. This space contains the control and status registers for the PCI XLB Initiator interface, and the PCI XLB Target interface. Additionally, there are some global controls that may affect the PCI SmartDMA interfaces (e.g., Max Retries).

10.3.3.1 PCI XLB Configuration Registers—MBAR + 0x0D00

PCI XLB Configuration is controlled by 17 32-bit registers. These registers are located at an offset from MBAR of 0x0D00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0D00 + register address

Registers in this section show 2 types of labels:

- PCI Header—These registers are physically contained in the DWCPI component and represent a Standard Type 0 Header space as defined by the PCI specification.
- PCI—These are MGT5100 registers associated with PCI status/control and are custom to the MGT5100.

A register overview is provided in Section 3.4.1, PCI XLB Configuration Registers.

Hyperlinks to the PCI XLB configuration registers are provided below:

• PCI Header: Device ID/Vendor ID (0D00)—Reg 0	• PCI Header: Unused (0D34–0D3B)—Registers 13–14
PCI Header: Status/Command (0D04)—Reg 1	 PCI Header: Max Lat/Min Grant/Interrupt (0D3C)—Reg 15
PCI Header: Class Code/Revision (0D08)—Reg 2	• PCI Interrupt Enable (0D60)—Custom Reg 24
 PCI Header: BIST/Type/Latency/Cache (0D0C)— Reg 3 	PCI Status (0D64)—Custom Reg 25
PCI Header: BAR0 (0D10)—Reg 4	PCI Control (0D68)—Custom Reg 26
PCI Header: BAR1 (0D14)—Reg 5	• PCI Mask/Value Read (0D6C)—Custom Reg 27
 PCI Header: Reserved (0D18–0D27)—Register 6–9 	PCI Mask/Value Write (0D70)—Custom Reg 28
 PCI Header: CardBus CIS Pointer (0D28)—Register 10 	PCI Subwindow 1 (0D74)—Custom Reg 29
 PCI Header: Subsystem Vendor ID (0D2C)—Register 11 	• PCI Subwindow 2 (0D78)—Custom Reg 30
PCI Header: Unused (0D30)—Register 12	 PCI Window Command/Control (0D7C)—Custom Reg 31



10.3.3.1.1 PCI Header: Device ID/Vendor ID (0D00)—Register 0

Table 10-2. PCI Header: Device ID/Vendor ID (0D00)—Reg 0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								De	vice ID)						
W																
RESET:	ESET: 0x5801															
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	R Vendor ID															
W																
RESET:								0:	x1057	•	•		•			

Bits	Name	Description
0:15	Device ID	This field is read-only and represents the PCI Device Id assigned to MGT5100 Value is: 0x5801.
16:31	Vendor ID	This field is read-only and represents the PCI Vendor Id assigned to MGT5100 Value is: 0x1057.

10.3.3.1.2 PCI Header: Status/Command (0D04)—Register 1

Several bits in this and other registers are read-write-clear (**rwc**). If a status bit is set by hardware, software can clear the bit by writing 1 to the corresponding bit position. This is similar to the Port Power Control (PPC) sticky-bit method. Such bits are marked in the write section of the register description as "**rwc**".

Table 10-3. PCI Header: Status/Command (0D04)—Reg 1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PE	SE	MA	TR	TS	D)T	DP	FC	R	66M	С		Reserved		
W	rwc	rwc	rwc	rwc	rwc			rwc						1100	Reserved	
RESET:	0	0	0	0	0	0)1	0	1	0	1	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Reserved				s	St	PER	V	MW	Sp	В	М	Ю		
W			11636	iveu			F					1 101 0 0	Ор	ט	171	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	PE	Parity Error Detected—This bit is set when a parity error is detected, even the Parity Error Response bit in the Command Register (bit 6) is disabled. This register is rwc via PCI configuration cycles.
1	SE	System Error Signalled—This bit is set whenever MGT5100 generates a PCI System Error on the SERR line. This register is rwc via PCI configuration cycles.



Bits	Name	Description
2	MA	Master Abort Received—is set when MGT5100 is the PCI master and terminates a transaction (except for Special Cycle) with a Master-Abort. This register is rwc via PCI configuration cycles.
3	TR	Target Abort Received—is set when MGT5100 is the PCI master and a transaction is terminated by a Target Abort from the currently-addressed target. This register is rwc via PCI configuration cycles.
4	TS	Target Abort Signalled—is set when MGT5100 is the PCI target and it terminates a transaction with a Target Abort. This register is rwc via PCI configuration cycles.
5:6	DT	DEVSEL# Timing—Hardwired 01. These bits encode a medium DEVSEL timing. This defines the slowest DEVSEL timing when MGT5100 is the PCI target (except configuration accesses).
7	DP	Master Data Parity Error—applies only when MGT5100 is the PCI master and is set, and only if the following conditions are met: MGT5100-as-master sets PERR during a read, or detected it as asserted by the target during a write. The Parity Error Response bit in the Command Register, is set to 1. This register is rwc via PCI configuration cycles.
8	FC	Fast Back-to-Back Capable—Hardwired 0. This read-only bit indicates MGT5100, as target, is not capable of accepting fast back-to-back transactions with other targets.
9	R	Reserved—Hardwired 0. Prior to the 2.2 PCI Specification, this was the User Defined Features (UDF) Supported bit. 1 = Supported User Defined Features 0 = Does not support UDF
10	66M	66MHz Capable—Hardwired 1. Indicates the PCI Controller is 66MHz capable. NOTE: Other system implementation concerns may currently prevent full 66MHz operation. This item is TBD.
11	С	Capabilities List—Hardwired 0. Indicates the PCI Controller does NOT implement the New Capabilities List Pointer Configuration Register in DWORD 13 of the Configuration Space.
22	F	Fast Back-to-Back Transfer Enable—controls whether MGT5100 as master can do fast back-to-back transactions to different devices. If all targets are fast back-to-back capable, Initialization software should set this bit. This bit is programmable; read/write from both the IP bus and PCI bus Configuration cycles. Value1 indicates master can generate fast back-to-back transactions to different devices. Value 0 indicates fast back-to-back transactions are allowed only to same device.
23	S	SERR# enable—is an enable bit for the SERR driver. This bit is programmable; read/write from both the IP bus and PCI bus Configuration cycles. Value 0 disables the SERR# driver. Value 1 enables the SERR driver. Address parity errors are reported only if this bit and bit 6 are 1. NOTE: MGT5100 is unable to assert SERR as an Initiator.





Bits	Name	Description
24	St	Address and Data Stepping—Hardwired 0. Indicates PCI Controller never uses address/data stepping. Initialization software should write 0 to this bit location.
25	PER	Parity Error Response—controls device response to parity errors. PER is programmable; read/write from both the IP bus and PCI bus Configuration cycles. When set, and a parity error is detected, PCI Controller asserts PERR. When bit is 0, if a parity error occurs, device sets its Detected Parity Error status bit (bit 24), but does not assert PERR.
26	V	VGA Palette Snoop Enable—Hardwired 0. Indicates PCI Controller is not VGA compatible. Initialization software should write 0 to this bit location.
27	MW	Memory Write and Invalidate Enable—bit enables using the Memory Write and Invalidate command. This bit is programmable; read/write from both the IP bus and PCI bus Configuration cycles. When bit is 1, MGT5100-as-master may generate the command. When bit is 0, Memory Write must be used.
28	Sp	Special Cycle Monitor or Ignore—determines whether to ignore PCI Special Cycles. Since MGT5100-as-target does not recognize messages delivered via the Special Cycle operation, value 1 should never be programmed to this register. This bit is programmable; read/write from both the IP bus and PCI bus Configuration cycles.
29	В	Bus Master Enable—bit indicates whether MGT5100 has the ability to serve as a PCI bus master. This bit is programmable; read/write from both the IP bus and PCI bus Configuration cycles. 1 indicates ability is enabled. 0 indicates bit does not disable mastered transactions. It is meant to be read by configuration software If MGT5100 is used as a PCI bus master (via XLB or CommBus), 1 should be written to this bit during initialization. If register value is 0, this bit does not disable mastered transactions. It is meant to be read by configuration software.
30	M	Memory Access Control—bit controls PCI Controller response to Memory Space accesses. This bit is programmable; read/write from both the IP bus and PCI bus Configuration cycles. O disables the response. 1 lets controller recognize a Memory access.
31	Ю	IO access Control—Hardwired 0. Bit is not implemented because no MGT5100 IO type space is accessible from the PCI bus. PCI base address registers are Memory address ranges only. Initialization software should write 0 to this bit location.





10.3.3.1.3 PCI Header: Class Code/Revision (0D08)—Register 2

Table 10-4. PCI Header: Class Code/Revision (0D08)—Reg 2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Clas	ss Cod	е						
W																
RESET:								0:	x0B20							
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				Class	Code							Revis	ion ID			
W																
RESET:				0x0	00							0>	(00			

Bits	Name	Description
0:23	Class Code	Field is read-only and represents the PCI Class Code assigned to MGT5100.
		Value is: 0x0B2000.
24:31	Revision ID	Field is read-only and represents the PCI Revision ID for this MGT5100 version.
		Value is: 0x00.

10.3.3.1.4 PCI Header: BIST/Type/Latency/Cache (0D0D)—Register 3

Table 10-5. PCI Header: BIST/Type/Latency/Cache (0D0C)—Reg 3

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R				BIS	T				Header Type									
W																		
RESET:				0x0	00							0x	:00					
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R		LatT	imer[0)· 41		Lat	Timer	[5:7]	Decembed Cooks Line Circ									
W		Lati	mieile	,. +]					Reserved Cache Line Size									
RESET:			0x00			0	0	0				0x	:00					

Bits	Name	Description
0:7	BIST	Built-In Self Test—Hardwired 0x00. PCI Controller does not implement the BIST register. Initialization software should write 0x00 to this register location.
8:15	Header Type	Hardwired 0x00. PCI Controller implements a Type 0 PCI Configuration Space Header. Initialization software should write 0x00 to this register location.
16:23		Latency Timer—This register contains the latency timer value, in PCI clocks, used when MGT5100 is the PCI master. The lower 3 bits of the register are hardwired low. The upper 5 bits are programmable (read/write from both the IP bus and PCI bus Configuration cycles). This timer must be programmed to a non-zero value before DWPCI will operate.
24:31	Cache Line Size	These 4 bits are programmable (read/write from both the IP bus and PCI bus Configuration cycles). The value programmed specifies the cache-line size in units of PCI DWORDs.



10.3.3.1.5 PCI Header: BAR0 (0D10)—Register 4

Table 10-6. PCI Header: BAR0 (0D10)—Reg 4

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								E	BAR0							
RESET:								0	x0000							
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	BAR0						Reser	ved					pref	ra	nge	IO/M#
W	<i>D</i> , to							vou								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:16	BAR0	This field represents the BAR register programmable portion, which points to MGT5100 Internal Registers. BAR0 is 17 bits wide, representing a BAR space of 32KBytes.
28	pref	prefetchable access—Hardwired 0. Indicates memory space defined by BAR0 is not prefetchable. This space is considered Memory-Mapped I/O.
29:30	range	Hardwired 00. Indicates base address 0 is 32 bits wide and can be mapped anywhere in 32-bit address space. Configuration software should write 00 to these bit locations.
31	IO/M#	IO or Memory Space—Hardwired 0. Indicates BAR0 is used for memory space. Configuration software should write 0 to this bit location. 0 = Memory 1 = I/O

10.3.3.1.6 PCI Header: BAR1 (0D14)—Register 5

Table 10-7. PCI Header: BAR1 (0D14)—Reg 5

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R W		E	BAR1				Reserved											
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R						Res	erved						pref	ra	nge	IO/M#		
W						1100	Civca											
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	(00	0		

Bits	Name	Description
0:4	BAR1	Field represents the BAR register programmable portion that points to MGT5100 external SDRAM. BAR1 is 5 bits wide, representing a BAR space of 128MBytes. NOTE: Smaller (or larger) SDRAM may be present, but this register always reflects 128MBytes of space.
5:27	_	Reserved





Bits	Name	Description
28	pref	Prefetchable access—Hardwired 0. Indicates memory space defined by BAR1 is not prefetchable.
29:30	range	Hardwired 00. Indicates base address 1 is 32 bits wide and can be mapped anywhere in 32-bit address space. Configuration software should write 00 to these bit locations.
31	IO/M#	IO or Memory Space—Hardwired 0. Indicates BAR1 is for memory space. Configuration software should write 0 to this bit location. 0 = Memory 1 = I/O

10.3.3.1.7 PCI Header: Reserved (0D18-0D27)—Register 6-9

Registers 6-9 (0D18-0D27) are reserved and always read 0.

10.3.3.1.8 PCI Header: CardBus CIS Pointer (0D28)—Register 10

Optional Register 10 (0D28) contains the Card Information Structure (CIS) pointer for the CardBus card. All 32bits of register are programmable by the IP bus. From the PCI bus, it is read-only. Reset value is 0x00000000.

10.3.3.1.9 PCI Header: Subsystem Vendor ID (0D2C)—Register 11

Optional Register 11 (0D2C) contains the 16-bit manufacturer identification number of the add-in board or subsystem that contains this PCI device. The Subsystem ID register contains the 16-bit subsystem identification number of the add-in board or subsystem that contains this PCI device.

A 0 value in these registers indicates no Subsystem Vendor and Subsystem ID is associated with the device. If used, software must write to these registers before a PCI bus master reads them.

All 32bits of the register are programmable by the IP bus. From the PCI bus, they are read-only. Reset value is 0x00000000.

10.3.3.1.10 PCI Header: Unused (0D30)—Register 12

Register 12 (0D30) is unused and always reads 0. MGT5100 does not use Expansion ROM.

10.3.3.1.11 PCI Header: Unused (0D34–0D3B)—Registers 13–14

Registers 13–14 (0D34–0D3B) are unused and always read 0.





10.3.3.1.12 PCI Header: Max Lat, Min Grant, Interrupt (0D3C)—Register 15

Table 10-8. PCI Header: Max Lat/Min Grant/Interrupt (0D3C)—Reg 15

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R				Max_	Lat							Min	Grant				
W				IVIAX_	_Lai							IVIII I_	Grant				
RESET:				0x0	00				•			0>	(00				
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R				Interru	pt Pin				Intermed Line								
W									Interrupt Line								
RESET:				0x0)1							0>	(00				

Bits	Name	Description
0:7	Max_Lat	Maximum Latency—Specifies how often, in units of 1/4 microseconds, the PCI Controller would like to have access to the PCI bus as master. Value 0 indicates device has no stringent requirement in this area. The register is read/write from the IP bus, but read-only from the PCI bus.
		NOTE: This register value determines the priority level the bus arbiter assigns. The PCI Controller contains the PCI bus arbiter and this register is not used; no external arbitration is supported. Software need not write or read this register.
8:15	Min_Gnt	Minimum Grant—Value programmed to this register indicates how long the PCI Controller (as master) wants to retain PCI bus ownership when it initiates a transaction. As with Max_Lat, this register is not used by the arbiter. Software need not write or read this register. The register is programmable from the IP bus, but read-only from the PCI bus.
16:23	Interrupt Pin	Hardwired 0x01. Indicates device uses Int A as an interrupt request pin. This should be 0x00 because MGT5100 does not use an interrupt request pin on the PCI bus.
24:31	Interrupt Line	Hardwired 0x00. Stores a value that identifies which PCI Interrupt Controller input is the function's PCI interrupt request pin. Since no interrupt request pin is used, as specified in the Interrupt Pin register, this register has no function.

10.3.3.1.13 PCI Header: Unused (0D40-0D5F)—Registers 16-23

Registers 16–23 (0D40–0D5F) are unused and always read 0.

10.3.3.2 MGT5100 Application Interface Registers—MBAR + 0x0D00

The following registers (24–31) are not part of standard PCI Header space. These registers are customized to MGT5100 application interfaces.

Primarily, these registers pertain to the PCI XLB interface. SmartDMA Tx and Rx interfaces have their own registers and represent separate interrupt sources.



10.3.3.2.1 PCI Interrupt Enable (0D60)—Custom Register 24

Table 10-9. PCI Interrupt Enable (0D60)—Custom Reg 24

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Po	served	1						
W								Ke	Serveo							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R			Do	eserve	4			IE				May I	Retries			
W			110	301 VC	u			"_				IVIAN I	\cirics			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:22	_	Reserved
23	ΙΕ	Interrupt Enable—bit enables generation of a CPU interrupt when PCI errors occur in conjunction with the PCI XLB Initiator interface. Possible error conditions are listed in the PCI Status Register. NOTE: This interrupt is limited to direct XLB to PCI transactions only and is recorded in the Interrupt Controller as a Peripheral number 8 interrupt.
24:31	Max Retries	Maximum Retry—Indicates the maximum number of attempts that can occur before a XLB PCI Initiator interface aborts. Retries are per transaction, rather than being cumulative. A setting of 0 or 0xFF results in no retry abort (i.e., infinite retries are possible).

10.3.3.2.2 PCI Status (0D64)—Custom Register 25

This status register is provided in addition to status recording that may occur in the DW-PCI (i.e., the standard PCI configuration status register). Since DWPCI does not generate an interrupt, this module traps error signals from DWPCI.

If enabled, this register generates a CPU interrupt.

Table 10-10. PCI Status (0D64)—Custom Reg 25

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R		Re	eserve	d		RE	TA	IA				Reserved					
W		140	,301 00	u		rwc	rwc	rwc		110001100							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R								Re	served	ı							
W								110	301 400								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bits	Name	Description
0:4		Reserved



Bits	Name	Description
5	RE	Retry Error—When set, bit indicates Maximum Retries occurred in an XLB PCI Initiated transaction. Write 1 to this bit to clear. The PCI Header Status Register may also need to be queried (and serviced) to fully clear this interrupt source.
6	TA	Target Abort—When set, bit indicates Target Abort occurred in an XLB PCI Initiated transaction. Write 1 to this bit to clear.
		This bit may be set in conjunction with a Retry attempt and does not necessarily indicate a fatal error condition. The PCI Header Status Register also needs to be queried (and serviced) to determine the severity of the error.
7	IA	Initiator Abort—When set, bit indicates Initiator Abort occurred in an XLB PCI Initiated transaction. Write 1 to this bit to clear. The PCI Header Status Register may also need to be queried (and serviced) to fully clear this interrupt source.
8:31	_	Reserved

10.3.3.2.3 PCI Control (0D68)—Custom Register 26

Register 26 controls global DPWCI settings. Therefore, this register impacts PCI transactions from any interface.

Table 10-11. PCI Control (0D68)—Custom Reg 26

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W		Rese	rved		PR	PR CM DP LD Reserved										
RESET:	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R																
W								Re	served							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:3	_	Reserved
4	PR	PCI Reset—Default is 1. PR is asserted externally until software clears this bit.
		When written as 1, external PCI Reset pin is asserted.
		When written as 0, external PCI Reset pin is negated.
		NOTE: Internal DWPCI module is NOT reset when this bit is set.
5	СМ	config_setmsb—This bit controls how address translation occurs in the PCI to XLB Initiator interface.
		When set to 1, this bit is forced onto the msb of the address sent to an external PCI device during any configuration access, regardless of the window hit. This applies only to configuration PCI command types where 1 is applied after any mask operation. This relates to "direct" versus "indirect" configuration access. When set to 0, this bit relinquishes control of the address msb to the Mask/Value and determines whether the Apply Translation bit is set or not (which is a per-Window control bit).





Bits	Name	Description
6	DP	Disable Posting—a control bit that applies only when MGT5100 is a Target.
		When set to 1, posted write operations are disabled.
		When set to 0, posted writes are enabled.
		This register must be written to before the second clock of FRAME assertion by an external PCI master.
7	LD	Latrule Disable—a control bit that applies only when MGT5100 is a Target.
		When set, this bit prevents the PCI Controller from automatically issuing a retry of the transaction due to the PCI16/8 clock rule.
		The bit must be set before the 15th PCI clock for the first transfer and before the 7th clock for other transfers.

10.3.3.2.4 PCI Mask/Value Read (0D6C)—Custom Register 27

In the current design, this register uses different read and write locations. Appendix C, Addendum, gives more information.

Table 10-12. PCI Mask/Value Read (0D6C)—Custom Reg 27

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			W	indow	1 Masl	k			Window1 Value							
W									<u> </u>							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R			W	indow	2 Masl	k			Window2 Value							
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	Window1 Mask	Used for PCI to XLB Initiator accesses on Window1 space, as defined by PCI1_START/STOP registers in MMAP module. This byte determines which upper 8 bits of the XLB address should be translated for use as a PCI address.
		1 indicates corresponding bit should be translated according to Value byte below. This provides a method for overlaying a PCI page address onto the XLB address.
		0 in the Mask Byte indicates the XLB address bit should be passed to PCI unaltered.
		NOTE: A Window Translation bit is in the Window Command and Control Register. This bit can turn the operation ON and OFF.
8:15	Window1 Value	Used for any Masked bit (as described above). The corresponding Value bit contained here is inserted into XLB address for presentation as a PCI address. NOTE: The Mask/yValue operation is limited to the Most Significant Byte only.
16:23	Window2 Mask	Same as Window1 Mask, except this byte applies to accesses on Window2 space, as defined by PCI2_START/STOP registers in MMAP module.
24:31	Window2 Value	Same as Window1 Value, but for Window2.



10.3.3.2.5 PCI Mask/Value Write (0D70)—Custom Register 28

In the current design, this register use different read and write locations. Appendix C, Addendum, gives more information.

Table 10-13. PCI Mask/Value Write (0D70)—Custom Reg 28

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W			W	indow	1 Masl	K					1	Window	/1 Valu	ıe		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R																
W			W	indow	2 Masl	K			Window2 Value						-	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	Window1 Mask	Used for PCI to XLB Initiator accesses on Window1 space (as defined by PCI1_START/STOP registers in MMAP module). This byte determines which upper 8 bits of the XLB address should be translated for use as a PCI address.
		1 indicates the corresponding bit should be translated according to Value Byte below. This gives a method for overlaying a PCI page address onto the XLB address.
		0 in Mask Byte indicates XLB address bit should be passed to PCI unaltered.
		NOTE: There is a Window Translation bit in the Window Command and Control Register that can turn this operation ON and OFF.
8:15	Window1 Value	For any Masked bit (as described above), the corresponding Value bit contained here is inserted into the XLB address for presentation as a PCI address. NOTE: Mask/Value operation is limited to the Most Significant Byte only.
16:23	Window2 Mask	Same as Window1 Mask, except this byte applies to access on Window2 space, as defined by PCI2_START/STOP registers in MMAP module.
24:31	Window2 Value	Same as Window1 Value but for Window2.

10.3.3.2.6 PCI Subwindow 1 (0D74)—Custom Register 29

Table 10-14. PCI Subwindow 1 (0D74)—Custom Reg 29

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R							Subv	indow	1 Star	Addre	cc					
W							Subw	muow	ı Olai	Addie	33					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R							Cubu	indow	1 Ston	Addre	00					
W							Subw	/II IUOW	ι οιομ	Audie	55					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description
31:16	Subwindow1 Start Address	Register defines a Subwindow within either Main Window. Start Address is applied as an equal-to-or-greater-than test to any Main Window access in progress. If a Subwindow is detected, the Window command and control settings for the Subwindow are applied, rather than the Main Window settings.
15:0	Subwindow 1 Stop Address	Stop Address is applied as a less-than test to any XLB address already accepted as a hit within a Main Window address. No correlation exists between Subwindows and Main Window1 and 2. Once a Main Window address range is detected, both Subwindow checks occur. Therefore, Subwindows1 and 2 should not overlap.

10.3.3.2.7 PCI Subwindow 2 (0D78)—Custom Register 30

Table 10-15. PCI Subwindow 2 (0D78)—Custom Reg 30

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R							Subw	/indow	2 Star	t Addre	ss					
W							Cubii		_ 0.0.	.,,,,,,,,	00					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R							Cubu	indow	2 Stor	Addre	00					
W							Subw	niiuow	2 310p	Addie	33					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
31:16	Subwindow2 Start Address	Register defines a Subwindow within either Main Window. Start Address is applied as an equal-to-or-greater-than test to any Main Window access in progress. If a Subwindow is detected, the Window command and control settings for the
		Subwindow are applied, rather than the Main Window settings.
15:0	Subwindow2 Stop Address	Stop Address is applied as a less-than test to any XLB address already accepted as a hit within a Main Window address.
		There is no correlation between Subwindows and Main Window1 and 2. Once a Main Window address range is detected, both Subwindow checks occur. Therefore, Subwindows1 and 2 should not overlap.

10.3.3.2.8 PCI Window Command/Control (0D7C)—Custom Register 31

Table 10-16. PCI Window Command/Control (0D7C)—Custom Reg 31

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Win1	Comm	and			\\/ir	1 Cor	ntrol	Win	2 Comi	mand			١٨/	in 2 Cor	otrol
W	VVIIII	Comm	iaiiu			V V II	11 001	itiOi	VVIII	Z COIIII	manu			"	1112 001	Illoi
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Sub 1	Comn	nand			Suk	o1 Cor	ntrol	Sub	2 Comi	mand			Sı	ıb2 Co	ntrol
W	Jubi	Comm	iaiiu			J	71 001	itiOi	Gub	2 001111	manu				102 00	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:2	Win1Command (0:2)	PCI Window1 and not within an active Subwindow, these 3 bits are the upper 3 bits driven on the PCI command lines.
		The lsb is determined by the type of transaction, either: 0 for read. 1 for write.
		The 3 bits are left justified to let software write the PCI command value in its natural 4-bit position. However, the right-most bit always reads 0.
5:7	Win 1 Control (0:2)	Main Window1 Control—When the XLB address range falls within the Main PCI Window1 (not within an active Subwindow) and this bit[0] is set, the following non-contiguous address translation is done:
		PCI_address[31:0] = {0x0000, XLB_address[9:19], XLB_address[27:31]}
		If used, the algorithm is applied prior to Main PCI Window address translation. (see bit[2] of this field). For normal addressing, this bit should be clear. Bit[1] is reserved and must be written 0. If written as 1, it causes the "disable posting" signal to be asserted to DWPCI during Initiator transactions for the given window. At present, there is no known reason to for this type of operation; posting only affects Target transactions.
		Bit[2], if set during a decoded Main Window1 access (and not a Subwindow), then Address translation indicated by the corresponding Mask/Value registers is applied. Otherwise, no Mask/Value translation is applied. This bit essentially serves as a enable bit for the Mask/Value operation.
8:10	Win 2 Command (0:2)	Same as Win 1 Command, except this applies to Window2
13:15	Win 2 Control (0:2)	Same as Win 1 Control, except this applies to Window2
16:18	Sub 1 Command (0:2)	Same as Win 1 Command, except this applies to Subwindow1.
21:23	Sub 1 Control (0:2)	Same as Win 1 Control, except this applies to Subwindow1.
24:26	Sub 2 Command (0:2)	Same as Win 1 Command., except this applies to Subwindow2.
29:31	Sub 2 Control (0:2)	Same as Win 1 Control, except this applies to Subwindow 2.
3:4		Reserved
11:12		
19:20		
27:28		





10.3.4 PCI SmartDMA Initiator Interface

10.3.4.1 PCI SmartDMA Transmit (Tx) Initiator Interface

This interface is used for DMA write transfers to the PCI bus. It consists of a Tx FIFO integrated as a SmartDMA peripheral. As such, it is generally controlled by the SmartDMA Controller through a pre-described program loop.

As with all SmartDMA peripherals, this interface can be accessed and controlled directly through the IP bus interface. However, this path does not generally lend itself to high throughput. With one exception, under SmartDMA control the XLB remains available for other activity. The exception is occasional XLB burst traffic, if the source data is on an XLB resource (e.g., SDRAM).

The Tx FIFO consists of 32 long-words and supports PCI bursts up to 8 long-words. This PCI burst size is programmable, up to the maximum of 8.

The usual method writes a PCI command word and address to the control register, along with the number of bytes to be transmitted (Packet_Size). The module waits for the Tx FIFO to fill, then begins transmitting data to the PCI bus.

Transmission continues until the specified number of bytes are sent. Software must handle filling the Tx FIFO to support the specified number of bytes. At this point, software must restart the procedure by (at least) rewriting the Packet_Size register.

NOTE: "Software" in this context usually means an autonomous SmartDMA task loop rather than the processor.

If desired, a CPU interrupt can be generated at the end of each Packet or when various error conditions occur.

Each transmission of the specified number of bytes is considered a packet. A new packet can be instructed to continue at the last valid PCI address or software may choose to write to a new starting address.

- The largest burst size is 8.
- The largest packet size is 65,535.

A packet typically consists of many PCI data bursts. The Tx Controller stalls until sufficient bytes are in the Tx FIFO to support a full burst. It continues in this mode until the entire packet is transmitted.

NOTE: Even though some signals are referred to in bytes, this DMA module only does long-word access to and from PCI. For example, the 2 least significant bits of the Packet_Size value are ignored.



10.3.4.2 PCI Transmit (Tx) Registers—MBAR + 0x3800

PCI Tx is controlled by 14 32-bit registers. These registers are located at an offset from MBAR of 0x3800. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x3800 + register address

Hyperlinks to the PCI Tx registers are provided below:

- PCI Tx Packet Size (3800)—Register 0
- PCI Tx Start Address (3804)—Register 1
- PCI Tx Transaction Control (3809)—Register 2
- PCI Tx Enables (380C)—Register 3
- PCI Tx Next Address (3810)—Register 4
- PCI Tx Last Word (3814)—Register 5
- PCI Tx Done Counts (3818)—Register 6

- PCI Tx Status Bits (381C)—Register 7
- PCI Tx FIFO Data (3840)—Register 10
- PCI Tx FIFO Status (3844)—Register 11
- PCI Tx FIFO Control (3848)—Register 12
- PCI Tx Alarm (384E)—Register 13
- PCI Tx Read Pointer (3852)—Register 14
- PCI Tx Write Pointer (3856)—Register 15

NOTE: Hyperlinks to the PCI Receive (Rx) Registers—MBAR + 0x3880 are on page 10-32.

10.3.4.2.1 PCI Tx Packet Size (3800)—Register 0

Table 10-17. PCI Tx Packet Size (3800)—Register 0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Dad	ket_Siz	70						
W								Faci	\el_3i2	<u>-</u> E						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Po	served							
W								Ne	Servec	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:15	Packet_Size	User writes the number of bytes for Tx Controller to send over PCI.
		If Master_Enable bit is high and Reset_Controller bit is low, writes to this register completes a restart sequence.
16:31	_	Reserved



10.3.4.2.2 PCI Tx Start Address (3804)—Register 1

Table 10-18. PCI Tx Start Address (3804)—Register 1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Sta	art_Ado	t						
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								C4-	ملم ۸ سا	J						
W								Sia	art_Ado	ג						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:31	Start_Add	User writes the PCI address presented for the first PCI Packet DWORD. The
		PCI Tx Controller tracks and calculates the necessary address for subsequent transactions (addressing is assumed to be sequential from the start address).

10.3.4.2.3 PCI Tx Transaction Control (3808)—Register 2

Table 10-19. PCI Tx Transaction Control (3809)—Register 2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W		Rese	rved			PCI_	cmnd					Max_	Retrys			
RESET:	0	0	0	0	•	01	11		0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	Reserved				Ma	ax_Bea	ats				Rese	erved				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:3	_	Reserved
4:7	PCI_cmd	This field contains the PCI command to present during the address phase of each PCI transaction. Default is write memory.
		This field is NOT checked for consistency. If an illegal value is written, unpredictable results occur. If default value is not used, the user should write this register only once prior to any packet restart.
8:15	Max_Retrys	This field contains the maximum number of retrys to allow per transaction. A slow or malfunctioning target might issue infinite disconnects, which could permanently tie up the PCI bus. A non-zero Max_Retrys value detects this condition and generates a CPU interrupt (if Abort Enable bit is high). Setting Max_Retrys to 0 lets infinite retry cycles occur.



Bits	Name	Description
16:23	Max_Beats	This field contains the desired number of PCI data beats to attempt on each PCI transaction.
		A default setting of 0 represents a maximum of 8 beats per transaction. The Tx Controller waits until sufficient bytes are in the Tx FIFO to support the indicated number of beats. Each beat is 4Bytes.
		When a packet is nearly complete, and less than the Max_Beats number of bytes remain to complete the packet, the Tx Controller automatically issues single-beat transactions until the packet is finished.
24:31	_	Reserved

10.3.4.2.4 PCI Tx Enables (380C)—Register 3

Enables (Byte 0 Only Significant, All Bit Fields).

Table 10-20. PCI Tx Enables (380C)—Register 3

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RC	RF	Rsvd	СМ	BE	AE	NE	ME				Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 Isb
R								Do.	served							
W								Ke	sei veu							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	RC	Reset Controller—user writes bit high to put Tx Controller in a reset state. Other register bits are NOT affected.
		This reset is intended for recovery from an error condition or to re-load the start address when Continuous mode is selected. This bit does not prohibit register access. However, it must be negated to initiate a restart sequence (i.e., writing the Packet_Size register).
		If this bit is used to reload a start address, the Start_Add register must be written prior to asserting this bit.
1	RF	Reset FIFO—this pin state bit directly feeds FIFO reset pin and is active high. FIFO is reset and existing data is flushed. Alarm and granularity settings are not affected.
		The RC bit and reset FIFO bit operate independently. However, both must be low for normal operation.
2	_	Reserved





Bits	Name	Description
3	СМ	Continuous Mode—user writes bit high to activate CM. In CM, Start_Add value is ignored at each packet restart, PCI address is auto-incremented from one packet to the next. The Packets_Done status byte becomes active, indicating how many packets were transmitted since the last Reset Controller condition. If bit is low, software is responsible for updating Start_Add value at each packet restart.
4	BE	Bus Error—user writes bit high to enable bus error indications. This means illegal IP bus transactions are terminated with a transfer error acknowledge. See PCI Tx Status Bits (381C)—Register 7 for BE descriptions. Normally this bit is low (negated), since illegal IP bus access is not destructive to register contents. Although, it may indicate damaged software. This bit does not affect interrupt generation from the module. However, a TEA_b occurs on XLB, which creates a Machine Check Exception.
5	AE	Abort Error—user writes bit high to enable CPU Interrupt generation if an abnormal packet transmission termination occurs. See PCI Tx Status Bits (381C)—Register 7 for possible error conditions. The SmartDMA Transmit module interrupt is Peripheral Interrupt #10. It may be desirable to mask CPU interrupts when SmartDMA is controlling operation. Status bits should be polled to prevent a possible lock-up condition.
6	NE	Normal termination Enable—user writes bit high to enable CPU Interrupt generation at the conclusion of a normally terminated packet transmission. This may or may not be desirable, depending on the type of SmartDMA and/or core program control in effect. A typical software model has CPU intervention between each Packet, with a SmartDMA task loop controlling intra-packet operation (i.e., filling the Tx FIFO).
7	ME	Master Enable—the Tx Controller Master Enable signal. User writes bit high to enable operation. This bit can be toggled low to allow out-of-order register updates prior to generating a Restart sequence. In which case, transmission begins when ME is written high. This bit should NOT be used as such in a continuous mode, because it has the side effect of resetting the Packets_Sent status counter.
8:31	_	Reserved

10.3.4.2.5 PCI Tx Next Address (3810)—Register 4

Table 10-21. PCI Tx Next Address (3810)—Register 4

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Next	_Addre	ess						
W		Reserved														
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Next_Address															
W	Reserved															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
0:31	Next_Address	This status register contains the next (unwritten) PCI address. It is updated at the successful completion of each PCI data beat.
		This register represents a byte address and is updated with the user-written Start_Add value when the Start_Add is reloaded. It is intended to be accurate even if an abnormal PCI bus termination occurs.

10.3.4.2.6 PCI Tx Last Word (3814)—Register 5

Table 10-22. PCI Tx Last Word (3814)—Register 5

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		Last_Word														
W		Reserved														
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Last_Word															
W	Reserved															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:31	Last_Word	This status register indicates the last long word fetched from FIFO. It is intended for use when an abnormal PCI termination has corrupted FIFO data integrity (for that word).

10.3.4.2.7 PCI Tx Done Counts (3818)—Register 6

Table 10-23. PCI Tx Done Counts (3818)—Register 6

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		Bytes_Done														
W		Reserved														
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 Isb
R	Packets_Done															
W	Reserved															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:15	Bytes_Done	This status register indicates the number of bytes transmitted since the start of a packet. It is updated at the end of each successful PCI data beat. For normally terminated packets, the Bytes_Done value and Packet_Size values are equal.
		If continuous mode is active, the Bytes_Done value reads 0 at the end of a successful packet and the Packets_Done field is incremented.





Bits	Name	Description
16:31	Packets_Done	This status register indicates the number of packets transmitted and is active only if continuous mode is in effect. If the following occurs, the counter resets: • Reset Controller bit is asserted (normal way to restart continuous mode). • Master Enable bit is negated.
		In this way, master enable can reset Packets_Done status without disturbing continuous mode addressing. At any point in time the total number of bytes transmitted can be calculated as: (Packets_Done x Packet_Size) + Bytes_Done This assumes Packet_Size is the same for all restart sequences.

10.3.4.2.8 PCI Tx Status Bits (381C)—Register 7

Table 10-24. PCI Tx Status Bits (381C)—Register 7

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			Po	serve	4			NT	BE3	BE2	BE1	FE	SE	RE	TE	IE
W			110	:301 VC	J			rwc	rwc	rwc	rwc	rwc	rwc	rwc	rwc	rwc
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Reserved															
W								110	001 700							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:6	_	Reserved
7	NT	Normal termination—flag sets when packet terminates normally. It is not set for abnormally terminated packets. See Note.
8	BE3	Bus Error type 3—flag sets when an IP bus transaction attempts to write to a read- only register. Flag bit sets regardless of bus error (BE) enable bit. See Note.
		If software is polling this byte and wishes to disregard this error, this bit must be masked.
		No register bit corruption occurs for this (or any other) bus error case.
9	BE2	Bus Error type 2—flag sets when an IP bus transaction attempts to write to a reserved register (an entire 32-bit register, not just a reserved bit or byte). Flag bit sets regardless of BE. See Note.
		If software is polling this byte and wishes to disregard this error, this bit must be masked.
10	BE1	Bus Error type 1—flag sets when an IP bus transaction attempts to read a reserved register (an entire 32-bit register, not just a reserved bit or byte). Flag bit sets regardless of BE. See Note.
		If software is polling this byte and wishes to disregard this error, this bit must be masked.



Bits	Name	Description
11	FE	FIFO error—flag sets when Tx FIFO asserts its FIFO error output. See Note.
		If abort error enable (AE) bit is set, a CPU interrupt generates. Error source is deter-
		mined by reading FIFO error status register. The error condition must be cleared at
		the FIFO prior to clearing this Sticky bit or the flag continues to assert.
12	SE	System error—flag sets in response to Tx Controller entering an illegal state. See Note.
		If AE bit is set, a CPU interrupt generates. In normal operation this should never occur.
		To recover, assert Reset Controller (RC) bit and clear flag.
13	RE	Retry error—flag sets if Max_Retrys setting is non-zero and PCI transaction has performed retries in excess of the setting. See Note.
		If AE bit is set, a CPU interrupt generates. Retry counter is reset at beginning of each transaction (i.e., it is NOT cumulative throughout a packet) and generally indi-
		cates a damaged or improperly accessed target.
14	TE	Target abort error—flag sets if DWPCI Controller issued a target abort, which means the addressed PCI target has signalled an abort. See Note.
		If AE bit is set, a CPU interrupt is generated.
		Application software must query target's status register to determine error source. Coherency of Tx FIFO data and Tx Controller status registers (Next_Address, Bytes_Done, etc.) should remain valid.
15	IE	Initiator abort error—flag sets if PCI Controller issues an initiator abort flag. This generally means no target responded, but further status information can be read from PCI configuration interface. See Note.
		If AE bit is set, a CPU interrupt is generated. Coherency of Tx FIFO data and Tx
		Controller status registers (Next_Address, Bytes_Done, etc.) should remain valid.
16:31	_	Reserved
NOTE:	Flag does not	require clearing, but does not clear until 1 is written, in which case 0 is read (i.e., negated).

10.3.4.2.9 PCI Tx FIFO Data (3840)—Register 10

Table 10-25. PCI Tx FIFO Data (3840)—Register 10

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								IEO I	Data_V	Vord						
W							'	II O_I	Dala_v	void						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R							F	IFO I	Data_V	Vord						
W								II O_I	Data_v	void						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description									
0:31	FIFO_Data_Word	FIFO data port—reading from this location pops data from FIFO, writing data pushes data into FIFO.									
		During typical operation, the SmartDMA Controller pushes data here. The Tx Controller pops data. Therefore, user programs should not read here. See Note.									
	Only full long word ac FIFO data is corrupted	cess is allowed. If all byte enables are not asserted when accessing this location, d.									

10.3.4.2.10 PCI Tx FIFO Status (3844)—Register 11

Table 10-26. PCI Tx FIFO Status (3844)—Register 11

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				De	eserve	4				Err	UF	OF	FR	Full	Alarm	Empty
W				170	53CI VC	u			rwc	rwc	rwc					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Re	serve	4						
W										•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:8	_	Reserved
9	Err	Error—flag bit is essentially the logic-OR of other flag bits and can be polled for detection of FIFO errors. After clearing the offending condition, writing 1 to this bit clears flag.
10	UF	UnderFlow—flag indicates read pointer surpassed write pointer. FIFO was read beyond empty. Resetting FIFO clears this condition. Writing 1 to this bit clears flag.
11	OF	OverFlow—flag indicates write pointer surpassed read pointer. FIFO was written beyond full. Resetting FIFO clears this condition. Writing 1 to this bit clears flag.
12	FR	Frame Ready—This bit is not used and may read as 1 or 0.
13	Full	FIFO is full. Cleared by reading or resetting FIFO
14	Alarm	This bit reflects a physical Requestor signal, which connects to the SmartDMA module. PCI Tx Requestor number is 8.
		If high, it indicates Requestor is active and means FIFO is nearing empty. The near-empty threshold is described as less than X number of bytes remaining, where X is defined by the Alarm setting in Register 12.
		If low, it indicates Requestor is negated and means FIFO is nearing full. The nearfull threshold is described as less than X number of free bytes (space) remaining, where X is 4 times the granularity setting in Register 12.
15	Empty	FIFO is empty. Cleared by writing data to FIFO.



Bits	Name	Description
16:31	_	Reserved

10.3.4.2.11 PCI Tx FIFO Control (3848)—Register 12

Table 10-27. PCI Tx FIFO Control (3848)—Register 12

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R	Reser	hav	WFR	Rese	erved		GR					Resi	erved				
W	Reserved		*** **	rtooorvou			Oit			110001100							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R								Ra	served	ı							
W								110	301 000								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bits	Name	Description
0:1	_	Reserved
2	WFR	When bit is set, FIFO Controller assumes next data transmitted is End of Frame (EOF). See Note 1.
3:4	_	Reserved
5:7	GR	Granularity—bits control a high "watermark" point at which FIFO negates an Alarm condition (i.e., request for data). GR represents the number of free bytes times 4. See Notes 2 and 3.
8:31	_	Reserved

NOTE:

- 1. This module does not support Framing. Bit should remain low.
- 2. A granularity setting of 0 should be avoided. Such a setting means the Alarm bit (and Requestor signal) will not negate until FIFO is completely full. The SmartDMA module may do up to 2 more data writes after a Requestor negation, due to its internal pipelining.
- 3. Granularity setting is in bytes for this FIFO (due to an implementation error). A setting of 1–4 is equivalent to granularity of 1 (5–7 equals granularity of 2). Appendix C, Addendum, gives more information.

10.3.4.2.12 PCI Tx Alarm (384E)—Register 13

Table 10-28. PCI Tx Alarm (384E)—Register 13

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								Re	served	I						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	Reserved Alarm															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description
0:19	_	Reserved
20:31	Alarm	User writes these bits to set a low level "watermark", which is the point where FIFO asserts a request for SmartDMA Controller data filling. Value is in bytes. For example, with Alarm = 32, alarm condition occurs when FIFO contains less than 32Bytes. Once asserted, alarm does not negate until high level mark is reached, as specified by PCI Tx FIFO Control (3848)—Register 12 granularity bits.

10.3.4.2.13 PCI Tx Read Pointer (3852)—Register 14

Table 10-29. PCI Tx Read Pointer (3852)—Register 14

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Po	served							
W								110	SCIVEC	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Rese	havr							R	eadPtr					
W		110301	veu							130	Jaur II					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:19	_	Reserved
20:31	ReadPtr	Value is maintained by FIFO hardware and is NOT normally written. It can be adjusted in special cases, but this disrupts data flow integrity. Value represents the Read address presented to FIFO RAM.

10.3.4.2.14 PCI Tx Write Pointer (3856)—Register 15

Table 10-30. PCI Tx Write Pointer (3856)—Register 15

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Po	served							
W								110	SCIVEC	4						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Rese	rved							١٨/	ritePtr					
W		11030	ivea							VV	iitei ti					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:19	_	Reserved
20:31	WritePtr	Value is maintained by FIFO hardware and is NOT normally written. It can be adjusted in special cases, but this disrupts data flow integrity. Value represents the Write address presented to the FIFO RAM.



10.3.4.3 PCI SmartDMA Receive (Rx) Initiator Interface

This interface is used for DMA reads from the PCI bus. It consists of an Rx FIFO integrated as a SmartDMA peripheral. As such, it is generally controlled by the SmartDMA Controller through a pre-described program loop.

As with all SmartDMA peripherals, this interface can be accessed and controlled directly through the IP bus interface, if desired. However, this path does not generally lend itself to high throughput. Under SmartDMA control, the XLB remains available for other activity.

The Rx FIFO consists of 32 long-words and supports PCI bursts up to 8 long-words. This burst size is programmable (up to the maximum of 8).

The general approach is to write a PCI command word and address to the control register, including the number of bytes to be transmitted (Packet_Size). The module verifies enough space is available in the Rx FIFO and immediately begins the PCI read transactions.

Transmission continues until the specified number of bytes are received. Software must handle emptying the Rx FIFO to support the specified number of bytes. At this point, software must restart the procedure by (at least) re-writing the Packet_Size register.

Each transmission of the specified number of bytes is considered a packet. A new packet can be instructed to continue at the last valid PCI address or software may choose to write a new starting address.

- The largest burst size is 8.
- The largest Packet_Size is 65,535.

A packet typically consist of many PCI data bursts. The Rx Controller stalls until enough space is available in the Rx FIFO to support a full burst. It continues in this mode until the entire packet is transmitted.

NOTE: Even though some signals are referred to in bytes, this DMA module only does long word access to and from PCI. For example, the 2 least significant bits of the Packet Size value are ignored.





10.3.4.4 PCI Receive (Rx) Registers—MBAR + 0x3880

PCI Rx is controlled by 13 32-bit registers. These registers are located at an offset from MBAR of 0x3880. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x3880 + register address

Hyperlinks to the PCI Rx registers are provided below:

- PCI Rx Packet Size (3880)—Register 0
- PCI Rx Start Address (3884)—Register 1
- PCI Rx Transaction Command (3888)—Register 2
- PCI Rx Enables (388C)—Register 3
- PCI Rx Next Address (3890)—Register 4
- PCI Rx Done Counts (3898)—Register 6
- PCI Rx Status Bits (389C)—Register 7

- PCI Rx FIFO Data (38C0)—Register 16
- PCI Rx FIFO Status (38C4)—Register 17
- PCI Rx FIFO Control (38C8)—Register 18
- PCI Rx Alarm (38CC)—Register 19
- PCI Rx Read Pointer (38D0)—Register 20
- PCI Rx Write Pointer (38D4)—Register 21

10.3.4.4.1 PCI Rx Packet Size (3880)—Register 0

Table 10-31. PCI Rx Packet Size (3880)—Register 0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Pac	ket_Siz	70						
W								raci	NGI_OIZ	.6						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Po	served							
W								110	SCIVEC	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:15	Packet_Size	User writes this register with the number of bytes for Rx Controller to fetch over PCI. If Master_Enable bit is high and Reset_Controller bit is low, writing to this register completes a restart sequence.
16:31		Reserved

10.3.4.4.2 PCI Rx Start Address (3884)—Register 1

Table 10-32. PCI Rx Start Address (3884)—Register 1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								C+c	art_Ado	1						
W	1							Sic	iii_Auc	ı						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Sta	rt_Ado	1						
W								Oic		4						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:31	Start_Add	User writes desired current packet starting address to this register. This is the address first presented on the external PCI bus, then auto-incremented as needed. The register itself does NOT increment as the PCI packet proceeds.

10.3.4.4.3 PCI Rx Transaction Command (3888)—Register 2

Table 10-33. PCI Rx Transaction Command (3888)—Register 2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
R W		Reser	ved			PCI_cmnd				Max_Retrys									
RESET:	0	0	0	0		11	00		0	0	0	0	0	0	0	0			
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb			
R W	Re	serve	d	FB		Ma	ax_Bea	ats				Rese	erved						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bits	Name	Description
4:7	PCI_cmd	Field contains the PCI command to present during the address phase of each PCI transaction. Default is read memory multiple.
		This field is NOT checked for consistency. If an illegal value is written, unpredictable results occur. If default value is not used, the user should write this register only once prior to any packet restart.
	Max_Retrys	Field contains the maximum number of retrys allowed per transaction. A slow or malfunctioning target might issue infinite disconnects, which could permanently tie up the PCI bus. If Abort Enable bit is high, a non-zero Max_Retrys value detects this condition and generates a CPU interrupt. Setting Max_Retrys to 0 lets infinite retry cycles occur.
19	FB	Full Burst—is a special test bit that lets unlimited burst and packet size transactions occur. Use of this bit is not recommended. This bit must be maintained low for normal operation.
21:23	Max_Beats	Field contains the desired number of PCI data beats to attempt on each PCI transaction. A default setting of 0 represents the maximum of 8 beats per transaction. Rx Controller waits until sufficient space is in the Rx FIFO to support the indicated number of beats. Each beat is 4Bytes. When a packet is nearly complete, and less than the Max_Beats number of
		bytes remain to complete the packet, Rx Controller automatically issues single- beat transactions until packet is finished.
24:31	_	Reserved





10.3.4.4.4 PCI Rx Enables (388C)—Register 3

Table 10-34. PCI Rx Enables (388C)—Register 3

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RC	RF	FE	СМ	BE	AE	NE	ME				Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Po	servec	ı						
W								176	Servec	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	RC	Reset Controller—bit is written high to put Rx Controller in a reset state. Other register bits are not affected. This reset is intended for recovery from an error condition, or to reload the Start Address when Continuous mode is selected. RC bit does not prohibit register access. However, it must be negated to initiate a Restart sequence (i.e., writing the Packet_Size register). If used to reload a start address, the Start_Add register must be written prior to asserting this bit.
1	RF	Reset FIFO—this pin state directly feeds the FIFO reset pin and is active high. FIFO is reset and flushed of any existing data. RC bit and RF bit operate independently. However, both must be low for normal operation.
2	FE	Flush Enable—causes a flush signal to be generated to the Rx FIFO Controller. This flush is necessary to insure the SmartDMA requestor is asserted and all data left in the Rx FIFO is transferred out and the SmartDMA task loop can complete. FE is active high.
3	СМ	Continuous Mode—bit is written high to activate CM. In CM Start_Add value is ignored at each packet restart, PCI address is auto-incremented from one packet to the next. The Packets_Done status word becomes active, indicating how many packets were received since the last reset Controller condition. If the continuous bit is low, software is responsible for updating Start_Add value at each packet restart.
4	BE	Bus Error—user writes this bit high to enable bus error indications. This means illegal IP bus transactions are terminated with a transfer error acknowledge. See PCI Rx Status Bits (389C)—Register 7 for BE descriptions. Normally this bit is low (negated), since illegal IP bus access is not destructive to register contents. Although, it may indicate damaged software. This bit does not affect interrupt generation from the module. However, a TEA_b occurs on XLB, which creates a Machine Check Exception.
5	AE	Abort Error—user writes bit high to enable CPU Interrupt generation if an abnormal packet transmission termination occurs. See PCI Rx Status Bits (389C)—Register 7 for possible error conditions. The SmartDMA Receive module interrupt is Peripheral Interrupt #9. It may be desirable to mask CPU interrupts when SmartDMA is controlling operation. Status bits should be polled to prevent a possible lock-up condition.



Bits	Name	Description
6	NE	Normal termination Enable—user writes bit high to enable CPU Interrupt generation at conclusion of a normally terminated packet transmission. This may or may not be desirable, depending on the type of SmartDMA and/or core program control in effect. A typical software model has CPU intervention between each Packet, with a Smart-DMA task loop controlling intra-packet operation (i.e., filling the Tx FIFO).
7	ME	Master Enable—the Rx Controller Master Enable signal. This bit is written high to enable operation. It can be toggled low to allow out-of-order register updates prior to generating a restart sequence. In which case, transmission begins when ME is written back high. However, this signal should not be used as such in continuous mode. It has the side effect of resetting the Packet_Sent status counter.
16:31	_	Reserved

10.3.4.4.5 PCI Rx Next Address (3890)—Register 4

Table 10-35. PCI Rx Next Address (3890)—Register 4

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								Next	_Addre	ess						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Next_	_Addre	ess						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:31		This status register contains the next (unread) PCI address. Register is updated at the successful completion of each PCI data beat. The data represents a byte address and is updated with a user-written Start_Add value when Start_Add is reloaded. The intent of this register is to be accurate, even if an abnormal PCI bus termination occurs.

10.3.4.4.6 PCI Rx Done Counts (3898)—Register 6

Table 10-36. PCI Rx Done Counts (3898)—Register 6

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Rvte	es_Dor	ιΔ						
W								Dyte	,3_D0i	ic						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Pack	ets_Do	ne						
W								i ack	0.0_00	,,,,,						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description
0:15	Bytes_Done	This status register indicates the number of bytes received since the start of a packet. It is updated at the end of each successful PCI data beat.
		For normally terminated packets, the Bytes_Done value and the Packet_Size values are equal. If continuous mode is active, the Bytes_Done value reads 0 at the end of a successful packet and the Packets_Done field is incremented.
16:31	Packets_Done	This status register indicates the number of packets received. It is active only if continuous mode is in effect. If the following occurs, the counter is reset: • Reset Controller bit is asserted (normal way to restart continuous mode). • Master Enable bit is negated.
		In this way, Master Enable can be used to reset Packets_Done status without disturbing continuous mode addressing. At any point in time the total number of bytes received can be calculated as: (Packets_Done x Packet_Size) + Bytes_Done
		This assumes Packet_Size is the same for all restart sequences.

10.3.4.4.7 PCI Rx Status Bits (389C)—Register 7

Table 10-37. PCI Rx Status Bits (389C)—Register 7

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			Po	eserve	1			NT	BE3	BE2	BE1	FE	SE	RE	TE	IE
W			IXC	SCIVE	J			rwc	rwc	rwc	rwc	rwc	rwc	rwc	rwc	rwc
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Re	servec	ı						
W								110	301 400							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:6	_	Reserved
7	NT	Normal termination—flag sets when packet terminates normally. It is not set for abnormally terminated packets. See Note 1.
8	BE3	Bus Error type 3—flag sets when an IP bus transaction attempts to write to a read-only register. Flag bit sets regardless of bus error enable bit (BE). If software is polling this byte and wishes to disregard this error, it must mask this bit. See Notes 1 and 2.
9	BE2	Bus Error type 2—flag sets when an IP bus transaction attempts to write to a reserved register (an entire 32-bit register, not a reserved bit or byte). Flag sets regardless of BE. If software polls this byte and wishes to disregard this error, this bit must be masked. See Note 1.
10	BE1	Bus Error type 1—flag sets when an IP bus transaction attempts to read a reserved register (an entire 32-bit register, not a reserved bit or byte). Flag sets regardless of BE. If software polls this byte and wishes to disregard this error, this bit must be masked. See Note 1.



Bits	Name	Description
11	FE	FIFO error—flag sets when Rx FIFO asserts a FIFO error output. If abort error enable (AE) bit is set, a CPU interrupt generates. The error source is determined by reading the FIFO error status register. Error condition must be cleared at the FIFO prior to clearing this sticky bit. Otherwise, flag continues to assert. See Note 1.
12	SE	System error—flag sets in response to the Rx Controller entering an illegal state. If AE bit is set, a CPU interrupt generates. In normal operation this should never occur. To recovery, assert the Reset Controller (RC) bit and clear this flag. See Note 1.
13	RE	Retry error—flag sets if the Max_Retrys setting is non-zero and the PCI transaction does retries in excess of the setting. If AE bit is set, a CPU interrupt generates. The retry counter is reset at the beginning of each transaction (it is NOT cumulative throughout a packet) and would generally indicate a damaged or improperly accessed target. Non-zero Max_Retrys values are intended for debug or diagnostic use only. See Note 1.
14	TE	Target abort error—flag sets if PCI Controller issued a target abort, which means the addressed PCI target signalled an abort. If AE bit is set, a CPU interrupt generates. Application software must query the Target status register to determine the error source. Coherency of Rx FIFO data and Rx Controller status registers (Next_Address, Bytes_Done, etc.) should remain valid. See Note 1.
15	ΙE	Initiator abort error—flag sets if PCI Controller issues an initiator abort flag. This generally means no target responded, but further status information can be read from the PCI configuration interface. If AE bit is set, a CPU interrupt generates. Coherency of Rx FIFO data and Rx Controller status registers (Next_Address, Bytes_Done, etc.) should remain valid. See Note 1.
16:31	_	Reserved

NOTE:

- Flag does not **require** clearing, but does not clear until 1 is written, in which case 0 is read (i.e., negated). All other flag bits operate similarly. No register bit corruption occurs for this (or any other) bus error case.
- 2.





10.3.4.4.8 PCI Rx FIFO Data (38C0)—Register 16

Table 10-38. PCI Rx FIFO Data (38C0)—Register 16

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W							ı	FIFO_I	Data_V	Vord						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								EIEO I	Data_V	Vord						
W	1						'	ı II O_I	Daia_v	void						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:31	FIFO_Data_Word	FIFO data port—Reading from this location "pops" data from the FIFO; writing "pushes" data into the FIFO. During normal operation the SmartDMA Controller pops data here. The Rx Controller pushes data. Therefore, user
		programs should not write here. NOTE: Only full long word access is allowed. If all byte enables are not asserted when accessing this location, FIFO data is corrupted.

10.3.4.4.9 PCI Rx FIFO Status (38C4)—Register 17

Table 10-39. PCI Rx FIFO Status (38C4)—Register 17

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				De	eserve	4				Err	UF	OF	FR	Full	Alarm	Empty
W				170	361 VC	u				rwc	rwc	rwc				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Ra	served	1						
W								110	361 760	4						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:8	_	Reserved
9	Err	Error—flag bit is essentially the logic-OR of other flag bits and can be polled for detection of any FIFO error. After clearing the offending condition, writing 1 to this bit clears flag.
10	UF	UnderFlow—flag indicates read pointer surpassed write pointer. FIFO was read beyond empty. Resetting FIFO clears this condition; writing 1 to this bit clears flag.
11	OF	OverFlow—flag indicates write pointer surpassed read pointer. FIFO was written beyond full. Resetting FIFO clears this condition; writing 1 to this bit clears flag.
12	FR	Frame Ready. This bit is not used and may read as 1 or 0.
13	Full	FIFO is full. Cleared by reading or resetting FIFO.



Bits	Name	Description
14	Alarm	This bit reflects a physical Requestor signal, which connects to the SmartDMA module. PCI Rx Requestor number is 7.
		If high, it indicates the Requestor is active and means the FIFO is nearing full. This near-full threshold is described as less than X number of free-bytes (space) remaining, where X is defined by the Alarm setting in Register 12.
		If low, it indicates the Requestor is negated and means the FIFO is nearing empty. This near-full threshold is described as less than X number of bytes remaining, where X is four times the granularity setting in Register 12.
15	Empty	FIFO is empty. Cleared by data being written to the FIFO.
16:31	_	Reserved

10.3.4.4.10 PCI Rx FIFO Control (38C8)—Register 18

Table 10-40. PCI Rx FIFO Control (38C8)—Register 18

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Reser	ved	WFR	Rese	erved		GR					Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Re	served	1						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:1	_	Reserved
2	WFR	When this bit is set, the FIFO Controller assumes next data received is End of Frame (EOF). See Note 1.
3:4	_	Reserved
5:7	GR	Granularity—bits control low "watermark" point at which FIFO negates Alarm condition (i.e., request for data). It represents the number of bytes times 4. See Notes 2 and 3.
8:31	_	Reserved

NOTE:

- 1. This module does not support Framing. This bit should remain low.
- 2. A granularity setting of 0 should be avoided. Such a setting means the Alarm bit (and Requestor signal) will not negate until the FIFO is completely empty. due to its internal pipelining, the SmartDMA module may do up to 2 more data reads after negation of a Requestor.
- 3. Granularity setting is in bytes for this FIFO (due to an implementation error), a setting of 1–4 is equivalent to granularity of 1 (5–7 equals granularity of 2). Appendix C, Addendum, gives more information.





10.3.4.4.11 PCI Rx Alarm (38CC)—Register 19

Table 10-41. PCI Rx Alarm (38CC)—Register 19

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Re	served	l						
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		D								,	\ I =					
W		Rese	rvea							F	Alarm					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:19	_	Reserved
20:31	Alarm	User writes these bits to set high level "watermark", which is the point where FIFO asserts request for SmartDMA Controller data emptying. Value is in free bytes (space). For example, with Alarm = 32, alarm condition occurs when FIFO contains less than 32 free bytes. Once asserted, alarm does not negate until low level mark is reached, as specified by FIFO control register 12 granularity bits.

10.3.4.4.12 PCI Rx Read Pointer (38D0)—Register 20

Table 10-42. PCI Rx Read Pointer (38D0)—Register 20

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Re	served	1						
W									00.700							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Rese	wod							D,	eadPtr					
W		116361	veu							170	aur ii					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:19	_	Reserved
20:31		Read Pointer—value is maintained by FIFO hardware and is NOT normally written. It can be adjusted in special cases, but this disrupts data flow integrity. Value represents read address presented to FIFO RAM.



10.3.4.4.13 PCI Rx Write Pointer (38D4)—Register 21

Table 10-43. PCI Rx Write Pointer (38D4)—Register 21

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Re	served	l						
W								110	301 400							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Rese	rved							\٨/	ritePtr					
W		11030	ivoa							VV	inci u					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:19	_	Reserved
20:31	WritePtr	Write Pointer—value is maintained by FIFO hardware and is NOT normally written. It can be adjusted in special cases, but this disrupts data flow integrity. Value represents the write address presented to FIFO RAM.







SECTION 11 ATA CONTROLLER

11.1 Overview

The following sections are contained in this document:

- SmartComm Key Features
- ATA Register Interface, includes:
 - ATA Host Registers—MBAR + 0x3A00
 - ATA FIFO Registers—MBAR + 0x3A00
 - ATA Drive Registers—MBAR + 0x3A00
- ATA Host Controller Operation
- Signals and Connections
- Interface Description
- ATA Bus Background
- ATA RESET/Power-Up
- ATA I/O Cable Specifications
- ATA Electrical Characteristics

The Advanced Technology Attachment (ATA) Controller provides full functional compatibility with ATA-4 documentation, supporting Ultra-33. For more ATA Standards information, refer to "American National Standard for Information Technology—AT Attachment with Packet Interface Extension (ATA/ATAPI-4)".

A dedicated MGT5100 pin for ATA reset is *not* provided. An appropriate signal on the board should be routed to the reset input on the ATA connector. If ATA reset is tied to HRESET or SRESET on MGT5100 pins, they are asserted and internally held low for an appropriate period of time to satisfy ATA reset. An MGT5100 GPIO may be used to drive ATA reset independently if special software control is needed.

Figure 11-1 shows the ATA Controller Interface.








Figure 11-1. ATA Controller Interface

11.2 SmartComm Key Features

11.2.1 SmartComm Read

- 1. microprocessor sets up descriptors in SC RAM and initiates a transfer.
- 2. SC hits on an ATA command FIFO space and writes a command (ATA drive register address, transfer size) into FIFO.
- 3. ATA Controller reads data from the drive and puts data in FIFO.
- 4. As FIFO fills, SC is interrupted and moves data from FIFO to an internal destination.

11.2.2 SmartComm Write

- 1. microprocessor sets up descriptors in SC RAM and initiates a transfer.
- 2. SC hits on an ATA command FIFO space and writes a command (ATA drive register address, transfer size) into FIFO.
- 3. SC reads data from internal source and puts data in FIFO
- 4. ATA Controller transfers data from FIFO and writes to drive.

NOTE: Any DMA transfer, where source and destination are both on the local bus, requires internal SC SRAM buffering.





11.3 ATA Register Interface

The IP bus interface module contains all software-programmable ATA Controller registers and the IP bus glue logic needed to read and write these registers. The IP bus registers are listed below. Unless otherwise noted, each register is written and read from the same address.

11.3.1 ATA Host Registers—MBAR + 0x3A00

ATA timing registers are designed to accommodate clock speeds up to 108MHz. Enough counter bits are provided to count ATA timing, based on clock speeds up to 108MHz.

ATA is controlled by 10 32-bit registers. These registers are located at an offset from MBAR of 0x3A00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x3A00 + register address

Hyperlinks to the ATA Host registers are provided below:

- ATA Host Configuration (3A00)—HCFG
- ATA Host Status (3A04)—HSR
- ATA PIO Timing 1 (3A08)—PIO1
- ATA PIO Timing 2 (3A0C)—PIO2
- ATA Multiword DMA Timing 1 (3A10)—DMA1
- ATA Multiword DMA Timing 2 (3A14)—DMA2
- ATA Ultra DMA Timing 1 (3A18)—UDMA1
- ATA Ultra DMA Timing 2 (3A1C)—UDMA2
- ATA Ultra DMA Timing 3 (3A20)—UDMA3
- ATA Ultra DMA Timing 4 (3A24)—UDMA4
- ATA Ultra DMA Timing 5 (3A28)—UDMA5

11.3.1.1 Host Configuration (3A00)—HCFG

Table 11-1. ATA Host Configuration (3A00)—HCFG

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SMR	FR		Rese	erved		IE	IORDY				Rese	erved			
W	OWIIX	' '`		11030	JI V C G		'-	IONDI				11001	Jivea			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Rese	rvod							
W								11636	iveu							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	SMR	State Machine Reset—bit resets ATA state machine to IDLE state for PIO, DMA and UDMA read/write.
1	FR	FIFO Reset—bit can be used to reset FIFO when bit 0 of this register is set to reset the ATA state machine. During normal ATA transaction, FIFO can be reset by setting ATA Drive Command Register FR bit (see Table 11-28.)
2:5	_	Reserved



Bits	Name	Description
6	IE	Enables drive interrupt to pass to CPU in PIO modes.
7	IORDY	Set by software when the drive supports IORDY. Required for PIO mode 3 and above.
16:31	_	Reserved

11.3.1.2 Host Status (3A04)—HSR

Table 11-2. ATA Host Status (3A04)—HSR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TIP	UREP		Rese	rved		RERR	WERR				Res	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Reserve	ed							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	TIP	Transaction in Progress—indicator bit MUST be polled by software before PIO access. System bus (XLB bus) locks up if PIO access is attempted while this bit is set. This bit is read-only.
1	UREP	UDMA Read Extended Pause—bit sets when drive stops strobing for an extended period without initiating burst termination by negating DMARQ, during an UDMA read burst. Software may initiate an Ultra DMA read burst termination, in this case by setting ATA Drive Command Register hut bit (see Table 11-28.).
2:5	_	Reserved
6	RERR	Read Error—An un-implemented register read.
7	WERR	Write Error—An un-implemented register write.
8:31		Reserved

11.3.1.3 PIO Timing 1 (3A08)—PIO1

Table 11-3. ATA PIO Timing 1 (3A08)—PIO1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				pio_	_t0							pio_	t2_8			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W				pio_t2	2_16							Res	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
0:7	pio_t0	PIO cycle time count value is based on system clock operating frequency.
8:15	pio_t2_8	PIO read/write pulse width for 8-bit transfers. Count value is based on system clock operating frequency.
16:23	pio_t2_16	PIO read/write pulse width for 16-bit transfers. Count value is based on system clock operating frequency.
24:31	_	Reserved

11.3.1.4 PIO Timing 2 (3A0C)—PIO2

Table 11-4. ATA PIO Timing 2 (3A0C)—PIO2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				pio_	<u>t</u> 4							pio	_t1			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W				pio_	ta							Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	pio_t4	PIO write (DIOW) data hold time. Count value is based on system clock operating frequency.
8:15	pio_t1	Address valid to DIOR/DIOW setup. Count value is based on system clock operating frequency.
16:23	pio_ta	IORDY setup time. Count value is based on system clock operating frequency.
24:31	_	Reserved

11.3.1.5 Multiword DMA Timing 1 (3A10)—DMA1

Table 11-5. ATA Multiword DMA Timing 1 (3A10)—DMA1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				dma	+O							dm	a_td			
W				uma								um	a_iu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				dma	+1/-							dma	a_tm			
W				uma								unic	a_u			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description
0:7	dma_t0	Multiword DMA cycle time. Count value is based on system clock operating frequency.
8:15	dma_td	Multiword DMA read/write (DIOR/DIOW) asserted pulse width. Count value is based on system clock operating frequency.
16:23	dma_tk	Multiword DMA read/write (DIOR/DIOW) negated pulse width. Count value is based on system clock operating frequency.
24:31	dma_tm	CS[0], CS[1] valid to DIOR/DIOW. Count value is based on system clock operating frequency.

11.3.1.6 Multiword DMA Timing 2 (3A14)—DMA2

Table 11-6. ATA Multiword DMA Timing 2 (3A14)—DMA2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R W				dma	_th				dma_tj									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R W				dma	_tn							Rese	erved					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bits	Name	Description
0:7	dma_th	Multiword DMA write (DIOW) data hold time. Count value is based on system clock operating frequency.
8:15	dma_tj	Multiword DMA read/write (DIOR/DIOW) asserted pulse width. Count value is based on system clock operating frequency.
16:23	dma_tn	CS[0], CS[1] hold. Count value is based on system clock operating frequency.
24:31	_	Reserved

11.3.1.7 Ultra DMA Timing 1 (3A18)—UDMA1

Table 11-7. ATA Ultra DMA Timing 1 (3A18)—UDMA1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				udma_	t2cvc							udma	a_tcyc			
W			,	uuma_	izcyc							uuiiid	a_toyo			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				udma	tde							udm	a_tdh			
W				uuma								uum	a_tun			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
0:7	udma_t2cyc	Ultra DMA sustained average two cycle time. Count value is based on system clock operating frequency.
8:15	udma_tcyc	Ultra DMA strobe edge to strobe edge cycle time. Count value is based on system clock operating frequency.
16:23	udma_tds	Ultra DMA read data setup time. Count value is based on system clock operating frequency.
24:31	udma_tdh	Ultra DMA read data hold time. Count value is based on system clock operating frequency.

11.3.1.8 Ultra DMA Timing 2 (3A1C)—UDMA2

Table 11-8. ATA Ultra DMA Timing 2 (3A1C)—UDMA2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				udma_	_tdvs							udma	ı_tdvh			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W				udma	_tfs							udn	na_tli			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	udma_tdvs	Ultra DMA write data setup time. Count value is based on system clock operating frequency.
8:15	udma_tdvh	Ultra DMA write data hold time. Count value is based on system clock operating frequency.
16:23	udma_tfs	First strobe time during the initiation of ultra DMA data transfer. Count value is based on system clock operating frequency. (May not be needed).
24:31	udma_tli	Limited interlock time with a defined maximum, when drive or host are waiting for response from each other. Count value is based on system clock operating frequency.





11.3.1.9 Ultra DMA Timing 3 (3A20)—UDMA3

Table 11-9. ATA Ultra DMA Timing 3 (3A20)—UDMA3

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				udma	_tmli							udm	a_taz			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	udma_tenv											udm	a_tsri			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	udma_tmli	Limited interlock time with a defined minimum, when drive or host are waiting for response from each other. Count value is based on system clock operating frequency.
8:15	udma_taz	Maximum time allowed for output drivers to release from being driven. Count value is based on system clock operating frequency.
16:23	udma_tenv	Envelope time from DMACK to STOP and HDMARDY during data-out burst initiation. Count value is based on system clock operating frequency.
24:31	udma_tsr	Strobe to DMARDY time. If DMARDY is negated before this long after strobe edge the recipient receives no more than one additional data word. Count value is based on system clock operating frequency.

11.3.1.10 Ultra DMA Timing 4 (3A24)—UDMA4

Table 11-10. ATA Ultra DMA Timing 4 (3A24)—UDMA4

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				udma	_tss							udm	a_trfs			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W				udma	ı_trp							udm	a_tac			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	udma_tss	Time from strobe edge to negation of DMARQ (when drive terminates burst) or assertion of STOP (when host terminates burst). Count value is based on system clock operating frequency.
8:15	udma_trfs	Ready-to-final-strobe time. No strobe edges are sent this long after negation of DMARDY. Count value is based on system clock operating frequency.



Bits	Name	Description
16:23	_ •	Ready-to-pause time. The time that recipient waits to initiate pause after negating DMARDY. Count value is based on system clock operating frequency.
24:31		Setup and hold times for DMACK before negation or assertion. Count value is based on system clock operating frequency.

11.3.1.11 Ultra DMA Timing 5 (3A28)—UDMA5

Table 11-11. ATA Ultra DMA Timing 5 (3A28)—UDMA5

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
R				udma_	tzah				Reserved										
W				uumu_	_12011				1.0001700										
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb			
R								RΔ	servec	ı									
W								110	361 760	!									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bits	Name	Description
0:7	udma_tzah	Minimum delay time required for output drivers to assert or negate from release state. Count value is based on system clock operating frequency.
8:31	_	Reserved

11.3.2 ATA FIFO Registers—MBAR + 0x3A00

ATA uses a single FIFO that changes direction based on the Rx/Tx mode. Software controls direction change and flushes FIFO before changing directions. FIFO memory is 512Bytes (Four 8 x 128 memories).

ATA FIFO is controlled by ____ 32-bit registers. These registers are located at an offset from MBAR of 0x3a00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x3a00 + register address

Hyperlinks to the ATA FIFO registers are provided below:

- ATA Rx/Tx FIFO Data Word (3A3C)—RTFDWR
 ATA Rx/Tx Alarm (3A48)—RTFAR
- ATA Rx/Tx FIFO Status (3A40)—RTFSR
- ATA Rx/Tx FIFO Read Pointer (3A4C)—RTFRPR
- ATA Rx/Tx FIFO Control (3A44)—RTFCR
- ATA Rx/Tx FIFO Write Pointer (3A50)—RTFWPR



11.3.2.1 Rx/Tx FIFO Data Word (3A3C)—RTFDWR

Table 11-12. ATA Rx/Tx FIFO Data Word (3A3C)—RTFDWR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W							ſ	FIFO_I	Data_V	Vord						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W							i	FIFO_I	Data_V	Vord						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:31	FIFO_Data_Word	The FIFO data port. Reading from this location "pops" data from the FIFO, writing "pushes" data into the FIFO. During normal operation the SmartDMA Controller pushes data here.
		NOTE: ONLY full long-word access is allowed. If all byte enables are not asserted when accessing this location, a FIFO error flag is generated.

11.3.2.2 Rx/Tx FIFO Status (3A40)—RTFSR

Table 11-13. ATA Rx/Tx FIFO Status (3A40)—RTFSR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Re	eserve	Ч		Err	UF	OF	Full	НІ	LO	Emty		
W				1	2001	u			01		ı un			Linty		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Pο	served	ı						
W								Ke	SEI VEC	ı						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:8	_	Reserved
9	Err	Error—flag bit is essentially the logical "OR" of other flag bits and can be polled for detection of any FIFO error. After clearing the offending condition, writing 1 to this bit clears flag.
10	UF	UnderFlow—flag indicates read pointer has surpassed the write pointer. FIFO was read beyond empty. Resetting FIFO clears this condition; writing 1 to this bit clears flag.
11	OF	OverFlow—flag indicates write pointer surpassed read pointer. FIFO was written beyond full. Resetting FIFO clears this condition; writing 1 to this bit clears flag.
12	Full	FIFO full—this is NOT a sticky bit or error condition. Full indication tracks with FIFO state.



Bits	Name	Description
13	HI	High—FIFO requests attention, because high level alarm is asserted. To clear this condition, FIFO must be read to a level below the setting in granularity bits.
14	LO	Low—FIFO requests attention, because Low level alarm is asserted. To clear this condition, FIFO must be written to a level in which the space remaining is less than the granularity bit setting.
15	Emty	FIFO empty—this is NOT a sticky bit or error condition. Full indication tracks with FIFO state.
16:31	_	Reserved

11.3.2.3 Rx/Tx FIFO Control (3A44)—RTFCR

Table 11-14. ATA Rx/Tx FIFO Control (3A44)—RTFCR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Reser	ved	WFR	Rese	erved		GR					Resi	erved			
W	110001	vou		11000	JI VOU		O.C					11001	oi voa			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								D.	served							
W								Ke	261 VEC	ı						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:1	_	Reserved
2	WFR	When bit sets, FIFO Controller assumes next data write is End of Frame (EOF). NOTE: This module does not support Framing. This bit should remain low.
3:4	_	Reserved
5:7	GR	Granularity—bits control high "watermark" point at which FIFO negates Alarm condition (i.e., request for data). It represents the number of free bytes times 4. 000 = FIFO waits to become completely full before stopping data request. 001 = FIFO stops data request when only one long word of space remains.
8:31	_	Reserved





11.3.2.4 Rx/Tx Alarm (3A48)—RTFAR

Table 11-15. ATA Rx/Tx Alarm (3A48)—RTFAR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Po	servec	1						
W								110	SCIVEC	4						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Rese	rved							L	Alarm					
W		11000	vou							,	uam					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:19	_	Reserved
20:31	Alarm	User writes these bits to set low level "watermark", which is the point where FIFO asserts request for SmartDMA Controller data filling. Value is in bytes. For example, with Alarm = 32, alarm condition occurs when FIFO contains 32Bytes or less. Once asserted, alarm does not negate until high level mark is reached, as specified by FIFO control register granularity bits.

11.3.2.5 Rx/Tx FIFO Read Pointer (3A4C)—RTFRPR

Table 11-16. ATA Rx/Tx FIFO Read Pointer (3A4C)—RTFRPR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								Re	served	I						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Rese									eadPtr					
W		Kese	rveu							T.C	auru					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:19	_	Reserved
20:31	ReadPtr	Value is maintained by FIFO hardware and is NOT normally written. It can be adjusted in special cases, but this disrupts data flow integrity. Value represents the Read address presented to the FIFO RAM.



11.3.2.6 Rx/Tx FIFO Write Pointer (3A50)—RTFWPR

Table 11-17. ATA Rx/Tx FIFO Write Pointer (3A50)—RTFWPR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Ro	served	I						
W								110	361 460	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Rese	ryod							١٨/	ritePtr					
W	1	Kese	rveu							vv	meru					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:19		Reserved
20:31	WritePtr	Value is maintained by FIFO hardware and is NOT normally written. It can be adjusted in special cases, but this disrupts data flow integrity. Value represents the Read address presented to the FIFO RAM.

11.3.3 ATA Drive Registers—MBAR + 0x3A00

The ATA drive registers are physically located inside the drive controller on the ATA disk drive. The MGT5100 ATA Host Controller provides access to these registers using the chip selects and address bits.

ATA Drive is controlled by ____ 32-bit registers. These registers are located at an offset from MBAR of 0x3a00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x3a00 + register address

Hyperlinks to the ATA Drive registers are provided below:

- ATA Drive Device Control (3A5C)—DCTR, write-only
- ATA Drive Alternate Status (3A5C)—DASR, read-only
- ATA Drive Data (3A60)—DDR, R/W
- ATA Drive Features (3A64)—DFR, write-only
- ATA Drive Error (3A64)—DER, read-only
- ATA Drive Sector Count (3A68)—DSCR, R/W

- ATA Drive Sector Number (3A6C)—DSNR, R/W
- ATA Drive Cylinder Low (3A70)—DCLR, R/W
- ATA Drive Cylinder High (3A74)—DCHR, R/W
- ATA Drive Device/Head (3A78)—DDHR, R/W
- ATA Drive Command (3A7C)—DCR, write-only
- ATA Drive Device Status (3A80)—DSR, read-only



11.3.3.1 Device Control (3A5C)—DCTR

Table 11-18. ATA Drive Device Control (3A5C)—DCTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		Do	eserve	4					Reserved							
W		110	301 VC	u		SRST	nIEN				יו	(CSCIVE	u			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Ras	erved							
W								1100	or veu							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:4	_	Reserved
5	SRST	Software Reset—Host controlled software reset bit. Drive executes software reset protocol when bit is set to 1 by host.
6	nIEN	Interrupt Enable—Host controlled interrupt enable. INTRQ is enabled when this bit is cleared to 0. NOTE: For MGT5100 ATA Host Controller, enabling INTRQ is mandatory for DMA/UDMA data transfer modes.
7:31	_	Reserved

11.3.3.2 Drive Alternate Status (3A5C)—DASR

Table 11-19. ATA Drive Alternate Status (3A5C)—DASR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	BSY	DRDY	Rasa	erved	DRQ	Re	svd	ERR				Ras	served			
W			11030	rveu		100	svu					1100	ei veu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Rese	rved							
W								1,000	1 100							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	BSY	Drive Busy—Transactions internal to drive are in progress. Host must wait.
1	DRDY	Drive Ready
2:3	_	Reserved
4	DRQ	Set to 1 indicates drive is ready to transfer a word of data.
5:6	_	Reserved
7	ERR	Indicates an error during the execution of the previous command.
8:31	_	Reserved



11.3.3.3 Drive Data (3A60)—DDR


Table 11-20. ATA Drive Data (3A60)—DDR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R W				Da	ta				Data									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R								Re	served	I								
W									VCC	•								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bits	Name	Description
0:7	Data	Upper byte of drive data (read/write)
8:15	Data	Lower byte of drive data (read/write)
16:31	1	Reserved

11.3.3.4 Drive Features (3A64)—DFR

Table 11-21. ATA Drive Features (3A64)—DFR




Bits	Name	Description
0:7	Data	Register content is command dependent. Contents become command parameters when the ATA drive command register is written.
8:31	_	Reserved



11.3.3.5 Drive Error (3A64)—DER

Table 11-22. ATA Drive Error (3A64)—DER



Bits	Name	Description
0:4	Data	Register content is command dependent. Contents become command parameters when the ATA drive command register is written.
		Register content is valid when BSY and DRQ bits are set to 0 and ERR bit is set to 1 in the ATA drive status register. Register content is not valid when drive is in sleep mode.
5	ABRT	Bit is set to 1 to indicate requested command has been aborted, because command code or a command parameter is invalid or some other error occurred.
0:7	Data	Register content is command dependent. Contents become command parameters when the ATA drive command register is written.
		Register content is valid when BSY and DRQ bits are set to 0 and ERR bit is set to 1 in the ATA drive status register. Register content is not valid when drive is in sleep mode.
8:31	_	Reserved

11.3.3.6 Drive Sector Count (3A68)—DSCR

Table 11-23. ATA Drive Sector Count (3A68)—DSCR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Da	ta							Res	erved			
W				Da	ıa							1103	Siveu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								D.	served	ı						
W	1							Ke	SEIVEC	ı						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
0:7	Data	Bit content is command dependent. For most read/write commands, this register indicates the total number of sectors requested for transfer.
		Register is written only when ATA drive status register bits BSY and DRQ equal 0 and DMACK is not asserted. If register is written when BSY and DRQ bits are set to 1, the result is indeterminate. Register content is not valid when drive is in sleep mode.
8:31	_	Reserved

11.3.3.7 Drive Sector Number (3A6C)—DSNR

Table 11-24. ATA Drive Sector Number (3A6C)—DSNR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Dat	to							Pos	erved			
W				Da	ıa							Nest	erveu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Po	servec	I						
W								110	361 760	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	Data	Bit content is command dependent. For most commands, this register indicates the data transfer starting sector number for when CHS addressing is enabled. This register indicates part of the LBA address when the LBA addressing is enabled. Register is written only when ATA drive status register bits BSY and DRQ equal 0 and DMACK is not asserted. If register is written when BSY and DRQ bits are set to 1, the result is indeterminate. Register content is not valid when drive is in sleep mode.
8:31	_	Reserved

11.3.3.8 Drive Cylinder Low (3A70)—DCLR

Table 11-25. ATA Drive Cylinder Low (3A70)—DCLR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Da	to							Pos	erved			
W				Da	ıa							VES	erveu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								D۵	served	ı						
W]							Ke	Servec	ı						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description
0:7	Data	Bit content is command dependent. For most commands, this register indicates the data transfer starting sector number for when CHS addressing is enabled. This register indicates part of the LBA address when the LBA addressing is enabled. Register is written only when ATA drive status register bits BSY and DRQ equal 0 and DMACK is not asserted. If this register is written when BSY and DRQ bits are set to 1, the result is indeterminate. Register content is not valid when drive is in sleep mode.
8:31	_	Reserved

11.3.3.9 Drive Cylinder High (3A74)—DCHR

Table 11-26. ATA Drive Cylinder High (3A74)—DCHR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Da	ta							Pas	erved			
W				Da	ıa							1/63	civeu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Po	served	I						
W								110	Servec	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	Data	Bit content is command dependent. For most commands, this register indicates the data transfer starting sector number for when CHS addressing is enabled. This register indicates part of the LBA address when the LBA addressing is enabled.
		This register is written only when ATA drive status register bits BSY and DRQ equal 0 and DMACK is not asserted. If this register is written when BSY and DRQ bits are set to 1, the result is indeterminate. Register content is not valid when drive is in sleep mode.
8:31	_	Reserved

11.3.3.10 Drive Device/Head (3A78)—DDHR

Table 11-27. ATA Drive Device/Head (3A78)—DDHR


msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Pevd	Data	Pevd	DEV		Da	at a					Pasa	arved			
INSVU	Daia	INSVU			De	ala					11636	siveu			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
							Po	sarvad	I						
							110	3CI VCU							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0 16	Rsvd Data 0 0 16 17	Rsvd Data Rsvd 0 0 0 16 17 18	Rsvd Data Rsvd DEV 0 0 0 0 16 17 18 19	Rsvd Data Rsvd DEV 0 0 0 0 16 17 18 19 20	Rsvd Data Rsvd DEV Data 0 0 0 0 0 0 16 17 18 19 20 21	Rsvd Data Rsvd DEV Data 0 0 0 0 0 0 16 17 18 19 20 21 22	Rsvd Data Rsvd DEV Data 0 0 0 0 0 0 0 0 16 17 18 19 20 21 22 23 Res	Rsvd Data Rsvd DEV Data 0 0 0 0 0 0 0 0 16 17 18 19 20 21 22 23 24 Reserved	Rsvd Data Rsvd DEV Data 0	Rsvd Data Rsvd DEV Data Company of the company o	Rsvd Data Rsvd DEV Data Reserved 0	Rsvd Data Rsvd DEV Data Reserved 0	Rsvd Data Rsvd DEV Data Reserved 0	Rsvd Data Rsvd DEV Data Reserved 0



Bits	Name	Description
0	_	Reserved
1	Data	Bit is command dependent. In LBA addressing mode, this bit is set to 1 to indicate LBA addressing is chosen for data transfer.
2	_	Reserved
3	_	Reserved
4:7	Data	Bit content is command dependent. For most commands, this register indicates the data transfer starting sector number for when CHS addressing is enabled. This register indicates part of the LBA address when the LBA addressing is enabled.
		This register is written only when ATA drive status register bits BSY and DRQ equal 0 and DMACK is not asserted. If this register is written when BSY and DRQ bits are set to 1, the result is indeterminate.
		Register content is not valid when drive is in sleep mode.
8:31	_	Reserved

11.3.3.11 Drive Command (3A7C)—DCR

Table 11-28. ATA Drive Command (3A7C)—DCR



Bits	Name	Description
0:7	Data	Register contains the command code sent to the drive. When this register is written, command execution begins immediately. Writing this register clears any pending interrupt condition.
8	_	Reserved
9	HUT	Host UDMA burst Terminate—Software can terminate UDMA burst prematurely by setting this bit. Bits 15 through 10 are unaffected and retain previous values.
10	FR	FIFO Reset—Hardware resets FIFO when the direction is switched from Tx to Rx. No hardware reset is done for Rx to Tx switch. Software must verify FIFO is empty before filling it for Tx. When bit 10 is set, FIFO is being reset and bits 15, 14, 13, 12, 11, 9 and 8 are invalid.
11	FE	Enable FIFO flush in Rx mode—For all commands except DEVICE RESET, this register is written only when the ATA drive status register bits BSY and DRQ equal 0 and DMACK is not asserted. If this register is written when BSY or DRQ bits are set to 1, the result is indeterminate except for the DEVICE RESET command. Register content is not valid when drive is in sleep mode.






Bits	Name	Description
12	IE	Enables drive interrupt to pass to CPU in DMA/UDMA modes. Software writes to this register as follows:
		• FE (bit 11) and IE (bit 12)
		Clear IE and set FE if SDMA task loop count is the same as the data transfer requested from the drive.
		The following is a typical sequence if the SDMA task loop is a larger count than
		data request programmed for the drive:
		Start transaction with IE set and FE cleared.
		2. Repeat 1 until task loop count expires.
		3. Start last transaction with IE clear and FE set.
		- Controller issues flush at end.
		- Task loop completes and interrupts CPU.
		- CPU responds to SDMA interrupt instead of drive interrupt.
		 UDMA (bit 13)—Set when UDMA protocol is selected for data transfer, cleared for DMA protocol.
		- READ (bit 14)—Set when read command for DMA/UDMA protocols is written to drive command register, cleared otherwise.
		 WRITE (bit 15)—Set when write command for DMA/UDMA protocols is written to drive command register, cleared otherwise.
		MANDATORY—Be Aware: Drive interrupt must be enabled by clearing bit 1 of
		drive control register for DMA/UDMA mode transfers.
13	UDAMA	Bit is set when UDMA protocol is selected, cleared when multiword DMA protocol
		is selected.
14	READ	Bit is set when READ DMA command is issued.
15	WRITE	Bit is set when WRITE DMA command is issued.
16:31	_	Reserved

11.3.3.12 Device Status (3A80)—DSR

Table 11-29. ATA Drive Device Status (3A80)—DSR



Bits	Name	Description
0	BSY	Indicates drive is busy processing a command.
1	DRDY	Indicates drive is ready to accept executable commands.



Bits	Name	Description
2:3	Data	Command dependent—Register is written only when ATA drive status register bits BSY and DRQ equal 0 and DMACK is not asserted. If this register is written when BSY and DRQ bits are set to 1, the result is indeterminate. Register content is not valid when drive is in sleep mode.
4	DRQ	Indicates drive is ready to transfer a data word.
5:6	_	Reserved
7	ERR	Set to 1 indicates ATA drive error register bits are valid.
8:31	_	Reserved

11.4 ATA Host Controller Operation

With the asynchronous ATA interface, an interface must be implemented that meets the timing specifications, given an input clock from the processor that is not fixed among all applications. The challenge is to meet the minimum ATA specifications while minimizing wasted time. Time is wasted because of differences between the minimum specification and the number of clock-cycles, multiplied by the clock-cycle period. This indicates the counter compare value depends on:

- the data transfer mode
- the clock frequency driving the ATA state machine (ipg_clk)
- the minimum data transfer mode cycle-time passed in the INDENTIFY DEVICE block from the drive to the ATA Host Controller

Software requirements for setting up the Host Controller are as follows:

- Write into ata_config register to enable (ata_config[7] == 1) support for IORDY for PIO modes 3 and 4.
- 2. Software determines ATA mode timing based on the operating clock frequency.
- 3. Count =

This rounds up to the smallest integer number of clock counts that meet the minimum specification.

In the case of counters that control duration of a read strobe (pio_t2_8, pio_t2_16 and dma_td), the added transceiver propagation delay must be taken into account so the read data meets setup time to the rising edge of the strobe. Therefore:





udma_t2cyc is another special case. Unlike the name implies, this register does not control 2 UDMA timing cycles. Rather, it controls how long the host continues to accept data after it has de-asserted HDMARDY—. According to the ATA-4 specification—if tSR is met, the host should accept 0–1 more data words, or if tSR is exceeded, 0–2 more data words. A safe value to ensure the host accepts these data words after HDMARDY— de-asserts is:

Count =

- 4. Write the calculated count in the timing registers provided in the ATA host register memory map.
- 5. Write ATA drive registers per ATA-4 specification using Host Controller register memory map to the setup drive for desired operation.
- 6. Read/Write to unimplemented registers or read of a write-only or vice versa errors set flag bits in the ATA Host Controller status register. The status register is cleared by writing 1 to the flag bit set to indicate an error.
- 7. Write ata_dma_mode register to indicate UDMA/DMA READ/WRITE operations for UDMA/DMA data transfer modes.
- 8. Initiate and complete data transfers according to protocols described in ATA-4 specification.

ATA host hardware does data transfers per chosen protocol. Hardware also maintains proper handshaking with the MGT5100 system.

The ATA state machine is a combination of several small state machines. The data transfers is initiated by the software. The software chooses the mode of operation and sets up needed registers in the ATA Host Controller IP bus interface module.

The ATA drive registers are also set up by the software through ATA IP bus interface module using PIO mode. The ATA drive command and control block registers are mapped into ATA Host Controller register memory map.

The software writes a command to be executed in the ATA drive command register. The command code is decoded by the drive electronics. The software, at the same time indicates to the host if UDMA/DMA protocol is used for READ/WRITE of the data. This is done by setting proper bits in the ata_dma_mode register in the ATA IP bus interface module.

11.4.1 PIO State Machine

In the ATA-4 spec, 16 timing characteristics must be met for a PIO data or register access:

- 9 are driven by the ATA drive controller—2 (t1 and ta) are counted by the Host Controller for checking/latching purposes.
- 7 are driven by the ATA Host Controller





To simplify Host Controller design, the following implementation is used:

- Counter—The counter used to count this timing spec (pio_<name>_counter). All non-zero counters count down from an initial value to 1 (end)
- Start from—Where this counter is initialized.
- Activity at end—What activity to perform when counter reaches 1
- Dependencies—When counter reaches 0, what signals must be checked before counter is finished (cleared to 0)

Table 11-30. PIO Timing Requirements

Counter	Start from	Activity at end	Dependencies
t0	t1	go to IDLE	t2=0, t2i=0, t4=0
t1 ¹	N/A (Use t1 instead)	_	_
t2	t1	Latch Read_Data	IORDY_reg=1
t2i	t2	_	_
t3 ²	N/A (Use t2 instead)	_	_
t4	t3	write_enable=0	_
		address_enable=0	_
t5	N/A (Timing controlled by drive controller)	_	_
t6	N/A (Timing controlled by drive controller)	_	_
t6z	N/A (Timing controlled by drive controller)	_	_
t9 ³	N/A (Use t4 instead)	_	_
tA	t1	Check IORDY	IORDY=1
tB	N/A (Timing controlled by drive controller)	_	_
tC	N/A (Timing controlled by drive controller)	_	_

NOTE:

- 1. Since t1 and t1 are both minimum specs, and t1 <= t1 for PIO modes 0–2, and t1 >= t1 for PIO modes 3–4, t1 is used to count both, by loading in an initial value that depends on the PIO mode being used. This is the responsibility of software, and shall be well documented.
- 2. Since t3 (WDATA setup time) is a minimum, and t3 <= t2 for all PIO modes, t2 is used to determine when to drive Write Data on DD.
- 3. Since t4 and t9 are both minimum specs, and t4 >= t9 for all PIO modes, t4 is used to count from DIOR/DIOW negate to CS[1]FX/CS[3]FX/ADDR negate.

If ATA drive address space is hit by microprocessor, the ATA IP bus interface module generates:

- a signal to enable the PIO mode state machine
- a wait state to the IPBI module to hold off any further IPBI module access

The PIO state machine indicates transfer is in progress to the IP bus interface module. This extends the transfer wait to the IPBI module until the PIO transaction is complete.





11.4.2 DMA State Machine

The interface between the ATA Controller DMA channel and the rest of the system is through a standard Type 1 Smartcomm FIFO interface. When this interface is fully defined, the design specifics may be detailed. Table 11-31 shows the timing requirements specified in the ATA-4 spec for multiword DMA data transfers.

Table 11-31. Multiword DMA Timing Requirements

Counter	Start from	Activity at end	Dependencies
TM	START (Negate CS0, CS1, set DMA_In_Progress flag)	Assert DMACK, Assert DIOR/DIOW, Write Data ready	DMARQ asserted by drive
TE	N/A (Timing controlled by drive controller)	_	_
TD	ТМ	Negate DIOR/DIOW, Latch Read Data/Drive Write Data	DMARQ=1
TK	TD	Assert DIOR/DIOW	DMARQ=1
TH	TD	Ready for new write data	DMARQ=1
T0	TD	Begin next cycle	DMARQ=1
		Start TJ, Start TN	DMARQ=0
TJ	ТО	Negate DMACK, Go to Idle	DMARQ Negated, DMACK asserted, T0=0
TN	ТО	Clear DMA_In_Progress flag. Allow CS0, CS1 to be driven	DMARQ Negated, DMACK asserted, T0=0

11.4.2.1 Software Requirements

Software calculates the appropriate values of TD and TK based on information reported for the cycle time (T0) in the drive's IDENTIFY DEVICE data and the operating clock frequency. Cycle time (T0) must be greater than the sum of TD and TK.

11.5 Signals and Connections

Table 11-32. MGT5100 External Signals

Signal	I/O	Description
DATA[15:0]	I/O	Data—16-bit Data Bus (DD pins on ATA cable).
SA[2:0]	0	Address—3-bit address, when combined with the two chip-selects, CS1FX and CS3FX, is used to address Control and Command Block Registers in an ATA drive controller (DA2, DA1 and DA0 on ATA cable, respectively).
CS[1]FX	0	Chip select connected to CS[0] on ATA cable.
CS[3]FX	0	Chip select connected to CS[1] on ATA cable.



Table 11-32. MGT5100 External Signals (continued)

IOW	0	I/O Write—Active low signal that denotes a WRITE transaction (DIOW on ATA cable).
IOR	0	I/O Read—Active low signal that denotes a READ transaction (DIOR on ATA cable).
DACK	0	DMA Acknowledge (DMACK on ATA cable).
INTRQ	0	ATA interrupt.
ATA_WE	0	ATA Write Enable to allow sharing of the ATA DD bus with PCI Bus.
IOCHRDY	I	I/O Channel Ready (IORDY pin on ATA cable)
DRQ	I	DMA Request (DMARQ pin on ATA cable)
RESET	NC ¹	Reset—Handled at the board level
NOTE:	<u> </u>	

NC=No Connection






Figure 11-2. Connections—Controller Cable, System Board, MGT5100

— Input



11.6 Interface Description

Table 11-33. ATA Controller External Connections

Pin#	Cable	I/O	System Board	I/O	MGT5100
1	RESET	0	RESET: Reset	_	N/A—GPIO optional
2	GND	_	_	_	_
3–18	DD[15:0] 3,5,7,9,11,13,15,17→DD[7:0] 18,16,14,12,10,8,6,4→DD[15:8]	I/O	DD[0:15]	I/O	ATA_DATA[15:0]
19	GND	_	_	_	_
20	KEY	_	No Signal: Alignment key	_	_
2	DMARQ	I	DMARQ:DMA Request	I	ATA_DRQ
22	GND	_	_	_	_
23	DIOW:STOP	0	DIOW	0	ATA_ <mark>IOW</mark>
24	GND	_	_	_	_
25	DIOR:HDMARDY:HSTROBE	0	DIOR	0	ATA_ IOR
26	GND	_	_	_	_
27	IORDY: DDMARDY: DSTROBE	I	IORDY	I	ATA_IOCHRDY
28	CSEL	_	NC	_	_
29	DMACK	0	DMACK	0	ATA_DACK
30	GND	_	_	_	_
31	INTRQ	I	INTRQ	I	ATA_INTRQ
32	Reserved	_	_	_	_
33	DA[1]	0	DA[1]: Address Bus Bit1	0	ATA_SA[1]
34	PDIAG	_	NC	_	_
35	DA[0]	0	DA[0]:Address Bus Bit0	0	ATA_SA[0]
36	DA[2]	0	DA[2]: Address Bus Bit2	0	ATA_SA[2]
37	CS[0]	0	CS[1]FX:Chip Select 0	0	ATA_CS[1]FX(CS[4])
38	CS[1]	0	CS[3]FX:Chip Select 1	0	ATA_CS[3]FX(CS[5])
39	DASP	_	NC	_	_
40	GND	_	_	_	_







Figure 11-3. Pin Description—ATA Interface



11.7 ATA Bus Background

11.7.1 Terminology

The most popular interface used in modern hard disks is the Integrated Drive Electronics (IDE) interface, also known by various other names such as: ATA, EIDE, ATA-2, Fast ATA, Ultra ATA, etc.

- Western Digital[®] used the term IDE when they first integrated the drive controller logic board on the disk drive.
- Quantum[®] and Seagate[®] used the term ATA (Advanced Technology Attachment) or AT-Attachment, because it has a 16-bit data interface like original AT machines.

ATA is the interface name adopted by the American National Standards Institute (ANSI). Thus far, ANSI has published ATA, ATA-2, ATA-3 and ATA-4 interfaces. More work is underway for ATA-5 and future extensions of the ATA interface. Table 11-34 summarizes the different ATA standards.

MGT5100 is compliant with the latest officially published ANSI ATA-4 interface.

Table 11-34. ATA Standards

Interface Standard	Standard Type	PIO Modes	DMA Modes	Special Features or Enhancements introduced Relative to IDE/ATA
IDE/ATA	ANSI	0,1,2	Single word—0,1,2 Multiword—0	_
ATA-2	ANSI	0,1,2,3,4	Single word—0,1,2 Multiword—0,1,2	Block transfers, logical block addressing, improved identify drive command
FAST ATA	Marketing	0,1,2,3	Single word—0,1,2 Multiword 0,1	Same as ATA-2
Fast ATA-2	Marketing	0,1,2,3,4	Single word—0,1,2 Multiword—0,1,2	Same as ATA-2
ATA-3	Unofficial	0,1,2,3,4	Single word—0,1,2 Multiword—0,1,2	Same as ATA-2, plus improved reliability, SMART
Ultra ATA	Unofficial	0,1,2,3,4	Single word—0,1,2 Multiword—0,1,2,3	Same as ATA-3
ATAPI	ANSI	0,1,2,3,4	Single word—0,1,2 Multiword—0,1,2	Support for non-hard-disk devices CD-ROM, Tape drives, etc.
EIDE	Marketing	0,1,2,3,4	Single word—0,1,2 Multiword—0,1,2	Same as ATA-2, plus ATAPI and dual host adapters
ATA-4	ANSI	0,1,2,3,4	Multiword—0,1,2 Ultra DMA—0,1,2	Same as ATA-3, Single word DMA retired





11.7.2 ATA Modes

Table 11-35. ATA Physical Level Modes

Mode	Cycle Time (ns)	Transfer Rate (Mb/s)	Standard
PIO mode 0	600	3.3	ATA
PIO mode 1	383	5.2	ATA
PIO mode 2	240	8.3	ATA
PIO mode 3	180	11.1	ATA-2 (IORDY required)
PIO mode 4	120	16.7	ATA-2 (IORDY required)
DMA mode 0 (Multiword)	480	4.2	ATA
DMA mode 1 (Multiword)	150	13.3	ATA-2
DMA mode 2 (Multiword)	120	16.7	ATA-2
Ultra DMA mode 0	114	16.7	ATA-4
Ultra DMA mode 1	75	25	ATA-4
Ultra DMA mode 2	55	33	ATA-4

11.7.3 ATA Addressing

In the ATA interface, there are two aspects of addressing that are present: register addressing and sector addressing. These are discussed in the next sections.

11.7.3.1 ATA Register Addressing

The address used to reference an ATA drive register. This is the actual address ($\overline{CS}[1]\overline{FX}$, $\overline{CS}[3]\overline{FX}$, DA[2:0]) present on the physical ATA interface. Table 11-36 gives details.

Table 11-36. ATA Register Address/Chip Select Decoding

		Address	Function	ı			
System	CS[1]FX	CS[3]FX	DA[2]	DA[1]	DA[1] DA[0] READ (DIOR)		WRITE (DIOW)
Address	00[1]111			[-]		Control Block R	egisters
_	1	1	Х	Х	Х	Data bus high impedance	Not used
03F0-03F3	1	0	0	Х	Х	Data bus high impedance	Not used
03F4-03F5	1	0	1	0	Х	Data bus high impedance	Not used
03F6	1	0	1	1	0	Alternate status	Device control
03F7	1	0	1	1	1	Obsolete	Not used
			•			Command Block	Registers
01F0	0	1	0	0	0	Data	Data
01F1	0	1	0	0	1	Error register	Features
01F2	0	1	0	1	0	Sector count	Sector count
01F3	0	1	0	1	1	Sector number	Sector number



Table 11-36. ATA Register Address/Chip Select Decoding (continued)

		Address	Function	n			
System	CS[1]FX	CS[3]FX	DA[2]	DA[1]	DA[0]	READ (DIOR)	WRITE (DIOW)
Address	00[1]1 X	oo[o]. x	ביינב <u>ו</u>	D/([.]	ינסן	Control Block R	egisters
01F3	0	1	0	1	1	LBA bits 0-7 ¹	LBA bits 0–7 ¹
01F4	0	1	1	0	0	Cylinder low	Cylinder low
01F4	0	1	1	0	0	LBA bits 8–15 ¹	LBA bits 8–15 ¹
01F5	0	1	1	0	1	Cylinder high	Cylinder high
01F5	0	1	1	0	1	LBA bits 16–23 ¹	LBA bits 16–23 ¹
01F6	0	1	1	1	0	Drive/head	Drive/head
01F6	0	1	1	1	0	LBA bits 24–27 ¹	LBA bits 24–27 ¹
01F7	0	1	1	1	1	Status	Command
_	0	0	Х	Х	Х	Invalid address	Invalid address

NOTE:

11.7.3.2 Drive Interrupt

A pending drive interrupt is cleared by the following actions:

- Read of status (not the alternate status) register
- Write to command register

11.7.3.3 Sector Addressing

Sector addressing is the address used to reference data on the drive. It is the address used by the low-level drivers to access a particular piece of data and to place it into one or more ATA registers as part of a command block. To understand the data addressing, it is necessary to understand the physical organization of data in a drive, as presented in Figure 11-1. Each drive contains a number of disks, each with one or two heads (one head per surface). Each disk is divided into concentric tracks that are then divided into a number of sectors. A sector is the smallest unit of data that can be written or read by a drive. The collections of tracks that can be accessed by the heads at a single position is called a cylinder. Therefore, a sector can be uniquely identified by a sector number, a head number and a cylinder number. From this addressing scheme there are two ways to address an individual sector: physical addressing and logical block addressing, which are described in the next two sections.

NOTE:

- 1. LBA mode is only available in ATA-2 or later specifications.
- A block mode exists (not to be confused with logical block addressing), in which
 sectors are grouped into a unit, called a block, for purposes of data transfer. The
 number of sectors is set with SET_MULTIPLE_MODE command and is used by
 the READ_MULTIPLE and WRITE_MULTIPLE commands. When specifying
 sectors within a block, either CHS or LBA mode may be used.



^{1.} LBA mode register mapping—system addresses are for a single channel, accommodating two drives only.



11.7.3.4 Physical/Logical Addressing Modes

Addressing is done by referencing the sector, head and cylinder for a particular sector. Using a physical addressing mode, there are two mappings available:

- Natural—Sector, head and cylinder numbers represent actual physical sectors, heads and cylinders on the drive.
- Logical—Sector, head and cylinder numbers map to different physical sectors, heads and cylinders on the drive.

Most modern hard disks usually have 2, 3 or 4 platters. All platters are connected together on a common spindle to spin as a single assembly. Each platter has two surfaces and two heads to access each surface. The platter is a collection of concentric circles called tracks, to store data. Each track is subdivided into sectors. Each sector can hold 540 Bytes of information, with 512 Bytes being used for data and 28 Bytes being used for error correction code (ECC). A set of tracks under each head at the same track position is called a cylinder. So to get to the disk read/write data point, a cylinder address, a head address and a sector address is needed. Hence the basic addressing mode is called cylinder head sector (CHS) addressing.

In this mode, the address is written into the ATA registers as follows:

- Cylinder → {Cylinder High (0x01F5), Cylinder Low (0x01F4)}
- Head→Drive/Head (0x01F6)
- Sector → Sector Number (0x01F3)

To most efficiently use the drive for data storage, the physical geometry is translated into logical geometry by the hard disk manufacturers. The BIOS or overlay software from the disk manufacturer translates the logical geometry to physical geometry to get to the physical location of the data written/read on/from the disk.

The CHS method is limited to 1024 cylinders, 16 heads and 63 sectors. This limits the hard disk recognition to a maximum of 504MBytes. This limit is increased for larger disks by enhancing the CHS translation. BIOS limits cylinder size to 1024 (10bits allocated), but allows the number of heads to be 256 (8bits allocated). Therefore, a 3.1GByte hard disk with 6136 cylinders and 16 heads is translated by dividing the cylinders by 8 (6136 \div 8 = 767). The number of heads is then multiplied by the same number (16 x 8 = 128). This fits well within the limits set by the BIOS and a larger disk is recognized for its true size (767 x 128 x 63 x 512 = 3.1GBytes).

Another form of addressing is called logical block addressing (LBA). This uses 28bits in the ATA standard to address a particular sector on a hard disk. A sum total of sectors on a drive is available and each unique sector is addressed using LBA.

Mapping from physical organization to logical block numbers is done using the following formula:

LBA→(Cylinder# x HeadCount + Head#) x SectorCount + Sector# -1



In this mode, the address is written in the ATA Registers as follows:

LBA \rightarrow {LBA[0:7](0x01F3), LBA[8:15](0x01F4), LBA[16:23](0x01F5), LBA[24:27] (0x01F6)}




Figure 11-4. ATA Sector Format

11.7.4 ATA Transactions

ATA Transactions are divided into three types:

- PIO Mode
- Multiword DMA
- Ultra DMA

11.7.4.1 PIO Mode Transactions

PIO mode transactions are the simplest transaction available on the ATA interface. They essentially consist of single word accesses across the ATA interface. There are currently 6 PIO modes available, which are summarized in Table 11-35. Timing and sequence information are given in Appendix A.

Three classes of ATA commands use PIO Mode:

- Class 1—PIO Read
- Class 2—PIO Write
- Class Non-Data Command



11.7.4.1.1 Class 1—PIO Read

Figure 11-5 shows the PIO Read process.

- PIO Single sector read [identify drive, read buffer, read sector(s)]
- Interrupt is generated after each sector is read into the sector buffer:
 - 1. HOST: Write to ATA control/command block registers to setup for data read.
 - 2. HOST: Write to ATA command register to execute read command.
 - 3. HOST: Poll drive to see if it is ready.
 - 4. DRIVE: Read sector from physical medium to sector buffer.
 - 5. DRIVE: Interrupt HOST when done.
 - 6. HOST: Read ATA control/command block registers to get status
 - 7. DRIVE: Clear interrupt after reading status register.
 - 8. HOST: Read ATA data register 256 times to get all 512Bytes from sector buffer.
 - 9. Repeat steps 4–8 for multiple sectors.
- PIO Block mode read [read multiple]
- Interrupt is generated after each block is read into sector buffer:
 - 1. HOST: Write to ATA control/command block registers to setup for data read.
 - 2. HOST: Write to ATA command register to execute read command.
 - 3. HOST: Poll drive to see if it is ready.
 - 4. DRIVE: Read block of sectors from physical medium to sector buffer.
 - 5. DRIVE: Interrupt HOST when done.
 - 6. HOST: Read ATA control/command block registers to get status.
 - 7. DRIVE: Clear interrupt after reading status register.
 - 8. HOST: Read ATA data register to get all sectors from sector buffer.




Figure 11-5. Timing Diagram—PIO Read Command (Class 1)



11.7.4.1.1 Class 2—PIO Write

The PIO single sector write command [format, write buffer, write sector(s)] is as follows:

- 1. HOST: Write to ATA control/command block registers to setup for data write.
- 2. HOST: Write to ATA command register to execute write command.
- 3. HOST: Poll drive to see if it is ready.
- 4. HOST: Write ATA data register 256 times to get all 512Bytes into sector buffer.
- 5. DRIVE: When sector buffer is filled, write sector to physical medium.
- 6. DRIVE: Interrupt HOST when done.
- 7. HOST: Read ATA control/command block registers to get status.
- 8. DRIVE: Clear interrupt after reading status register.
- 9. Repeat steps 4–8 for multiple sector writes.

The PIO block mode write command (write multiple) is as follows:

- 1. HOST: Write to ATA control/command block registers to set up for data write.
- 2. HOST: Write to ATA command register to execute write command.
- 3. HOST: Poll drive to see if it is ready.
- 4. HOST: Write ATA data register 256 times to get all sectors into sector buffer.
- 5. DRIVE: When sector buffer is filled, write sector to physical medium.
- 6. DRIVE: Interrupt HOST when done.
- 7. HOST: Read ATA control/command block registers to get status.
- 8. DRIVE: Clear interrupt after reading status register.

Figure 11-6 shows the PIO Write process.




Figure 11-6. Timing Diagram—PIO Write Command (Class 2)



11.7.4.1.1 Class 3—Non-Data Command

The Non-Data Command is as follows:

- 1. HOST: Write to ATA control/command block registers to setup for data read.
- 2. HOST: Write to ATA command register to execute read command.
- 3. DRIVE: Execute command.

Figure 11-7 shows the Non-Data Command.




Figure 11-7. Timing Diagram—Non-Data Command (Class 3)

11.7.4.2 DMA Protocol

The DMA protocol has the following commands:

- READ DMA
- WRITE DMA

The Host selects the multiword DMA protocol as follows:

- 1. Write 00100b to upper 5 bits ([7:3]) of sector count register to select multiword DMA protocol. Write desired mode value to lower 3 bits ([2:0]) of sector count register to set multiword DMA transfer mode (mode 0=000b, mode 1=001b, etc.).
- 2. Write sub-command code 03h to features register to set transfer mode, based on value in sector count register.
- 3. Write command code EFh to command register to execute SET FEATURES command. This sets the data transfer protocol to multiword DMA with desired mode.



Data transfers into DMA differ from a PIO transfer in that:

- Data is transferred using the DMA channel.
- A single interrupt is issued at command completion.

The Host initializes the DMA channel prior to issuing DMA mode commands. The drive asserts an interrupt when data transfer is complete.

The DMA command protocol is as follows:

- HOST: Read status or alternate status register until BSY and DRQ are both 0. (ATA-4, 41, 48).
- 2. HOST: Write device/head register with appropriate DEV bit value to select drive. (ATA-4, 45).
- 3. HOST: Wait 400 ns, read status or alternate status register until BSY & DRQ are set to 0. The required drive is then assured to be selected.
- 4. HOST: Write required command parameters to the features, sector count, sector number, cylinder high, cylinder low, and device/head registers. (ATA-4, chapter 7).
- 5. HOST: Write command code to command register for drive to start processing command using parameters from the command block registers. (ATA-4, 41).
- 6. DRIVE: If no drive error exists, set BSY=1 and begin processing command.
- 7. HOST: Wait 400ns, read status or alternate status register to ensure valid contents.
- 8. DRIVE: Set BSY=1 or BSY=0 && DRQ=1.
- 9. DRIVE: Assert DMARQ when ready, transfer data per multiword DMA timing or ultra DMA protocol.
- 10. HOST: Assert DMACK, negate $\overline{\text{CS}}[0]$ and $\overline{\text{CS}}[1]$ when ready to transfer data per multiword DMA timing or ultra DMA protocol. Transfers are 16-bit wide from the data port. DMA data out (drive→host) transfers are processed by a series of reads to the data port. Each read transfers the data that follows the previous read. DMA in data (host→drive) transfers are processed by a series of writes to this port. Each write transfers the data that follows the previous write. Results are indeterminate if data port is written during a DMA data out or data port is read during a DMA data in transfers.
- 11. DRIVE: Negate DMARQ when transfer is complete.
- 12. DRIVE: Set error status in error register if error exists.
- 13. DRIVE: Clear BSY and DRQ.
- 14. DRIVE: Assert INTRQ if Host has enabled nIEN (set to 0) in command control register. This register is written by the host to enable interrupt from the drive by clearing nIEN bit to 0. INTRQ is in a high impedance state if nIEN bit is set to 1.

When host sets command control register bit SRST to 1, software can reset selected drive. However, the command control register must be written while DMACK is not asserted. Bit 0 must be cleared to 0.

- 1. HOST: To clear pending interrupt, read status register (regardless of nIEN status).
- 2. DRIVE: If enabled by nIEN (nIEN = 0), negate INTRQ.
- 3. DMA command completes.





Table 11-37. DMA Command Parameters

DMA	Command	Parameters Used (Registers)						
Command	Code	Features	Sector Count	Sector Number/LBA	Cylinder HI/LO/LBA	Device/Head/LBA		
READ DMA	C8h	Yes	Yes	Yes	Yes	D/H Both		
WRITE DMA	CAh	Yes	Yes	Yes	Yes	D/H Both		

Figure 11-8 shows the DMA command protocol flow diagram.






Figure 11-8. Flow Diagram—DMA Command Protocol



11.7.4.3 Multiword DMA Transactions

Multiword DMA transactions differ from PIO mode transactions in three ways:

- 1. Data transfers are done using a drive DMA and a host DMA (optional).
- 2. Handshaking is done with DMARQ and DMACK, no address is necessary.
- 3. Interrupts do not occur after every sector for multi-sector transfers

11.7.4.3.1 Class 4—DMA Command

Figure 11-9 shows the DMA timing diagram. The DMA command (Read DMA, Write DMA) is as follows:

- 1. HOST: Set up HOST DMA (in ATA Host Controller or system DMA).
- 2. HOST: Write to ATA control/command block registers to setup drive DMA.
- 3. HOST: Write to ATA control/command block registers to set up data read/write.
- 4. HOST: Write to ATA command register to execute the read/write command.
- 5. DRIVE: Assert DMARQ.
- 6. HOST: When DMARQ is asserted, assert DMACK.
- 7. DRIVE: Read sector from physical medium to sector buffer.
- 8. DRIVE: Transfer data to HOST using DMA handshaking.
- 9. Repeat steps 7–8 as needed for multiple sectors.
- 10. DRIVE: De-assert DMARQ.
- 11. HOST: De-assert DMACK.
- 12. DRIVE: Interrupt HOST.
- 13. HOST: Stop HOST DMA.
- 14. HOST: Read ATA control/command block registers to get status.
- 15. DRIVE: Clear interrupt after reading status register.




Figure 11-9. Timing Diagram—DMA Command (Class 4)



11.7.4.4 Ultra DMA Protocol

The Ultra DMA protocol has the following commands:

- READ DMA
- WRITE DMA

The host selects the Ultra DMA protocol as follows:

- Write 01000b to upper 5 bits ([7:3]) of sector count register to select ultra DMA protocol. Write desired mode value to lower 3 bits ([2:0]) of sector count register to set ultra DMA transfer mode (mode 0=000b, mode 1=001b, etc.).
- Write sub-command code 03h to features register to set transfer mode based on value in sector count register.
- Write command code EFh to command register to execute SET FEATURES command, which sets the data transfer protocol to ultra DMA with desired mode.

When enabled, the ultra DMA protocol is used instead of the multiword DMA protocol.

Table 11-38 lists the redefined ultra DMA protocol signal lines. These lines provide new functions during the ultra DMA mode. At termination of an ultra DMA burst, the host negates DMACK and the lines revert to the definitions used for non-ultra DMA transfers.

Table 11-38. Redefinition of Signal Lines for Ultra DMA Protocol

Non-Ultra DMA modes	Ultra DMA Modes	Description
DIOR	HDMARDY	Host DMA ready during Ultra DMA data in bursts
	HSTROBE	Host data strobe during Ultra DMA data out bursts
IORDY	DDMARDY	Drive DMA ready during Ultra DMA data out bursts
	DSTROBE	Drive data strobe during Ultra DMA data in bursts
DIOW	STOP	Host stop ultra DMA bursts

Both the host and drive do a CRC function during an ultra DMA burst:

- The host sends CRC data to the drive.
- The drive does a CRC data comparison.

If the CRC comparison fails, the error register ERR bit is set. The drive always reports the first error that occurs.





11.8 ATA RESET/Power-Up

11.8.1 Hardware Reset

The host asserts RESET for a minimum of 25 µs after power has stabilized within system specified tolerance. A signal assertion less than 20 ns is not recognized by the drive.

The host should not do the following:

- set the device control register bit SRST to 1 to enable the drive for software reset
- issue a DEVICE RESET command while the status register BSY bit is set to 1.

NOTE: Hardware reset is a board requirement, not an MGT5100 function unless GPIO is used.

11.8.2 Software Reset

The host sets the device control register bit SRST to 1. Any subsequent setting and clearing of the SRST bit must be at least 5 µs apart.

Figure 11-10 shows the Reset timing diagram. Table 11-39 gives timing characteristics.




Figure 11-10. Timing Diagram—Reset Timing



Table 11-39. Reset Timing Characteristics

Name	PIO Timing Parameter	Min/Max	Timing
t M	Reset pulse width	Min	25 µs
tN	Reset negated to BSY active setup	Max	400 ns
tP	Reset negated to DASP inactive setup	Max	1 ms
tQ	DASP active to PDIAG active setup	Max	30s
tR	Drive 0—Reset negated to DASP active setup	Max	450ms
	Drive 1—Reset negated to DASP active setup	Max	400ms
tS	DASP active to PDIAG inactive setup	Max	30 . 5s

11.9 ATA I/O Cable Specifications

For reference, the standard ATA cable specifications affects stem integrity and should not exceed 18 inches or 0.46m. Total cable capacitance should not exceed 35 pF.

11.10 ATA Electrical Characteristics

The ATA interface requires external components to connect to an ATA-compliant drive due to electrical loading and noise considerations on the local bus.

The MGT5100 ATA characteristics are driven by PCI drivers. The ATA interface must be driven by level shifting drivers on the board. Proper termination series resistors are also needed on the board. The board must be designed for level shifters and proper termination resistors.

Table 11-40 gives the standard DC electrical characteristics. Table 11-41 gives AC electrical characteristics.

Table 11-40. DC Electrical Characteristics

Symbol	Description	Min	Max
I _{OL} ¹	Driver sink current	4mA	_
I _{OH} ²	Driver source current	400µA	_
V _{IH}	Voltage input high	2.0VDC	_
V _{IL}	Voltage input low	_	0.8VDC
V _{OH}	[Voltage output high (I) _{OH} = -400 µA]	2.4VDC	_
V _{OL}	[Voltage output low (I) _{OL} = 12mA]	_	0.5VDC

NOTE:

- I_{OL} for DASP shall be 12mA minimum to meet legacy timing and signal integrity. This is not driven by MGT5100.
- 2. I_{OH} value at 400 μ A is insufficient in the case of DMARQ that is typically pulled low by a 5.6 K Ω resistor. This is not driven by MGT5100.





Table 11-41. AC Electrical Specifications

Symbol	Description	Min	Max						
T _{RISE}	Rise time for any signal on AT interface. See Note 1.	5ns	_						
T _{FALL}	Fall time for any signal on AT interface. See Note 1.	5ns	_						
C _{IN}	Host input capacitance	_	25pF						
C _{OUT}	Host output capacitance	_	25pF						
C _{IN}	Device input capacitance	_	20pF						
C _{OUT}	Device output capacitance	_	20pF						
NOTE:									

11.10.1 ATA Timing Diagrams

Figure 11-11 shows the PIO mode timing diagram. Table 11-42 gives the PIO mode timing specifications.




Figure 11-11. Timing Diagram—PIO Mode

Table 11-42. PIO Mode Timing Specifications

Name	PIO Timing Parameter	Min/ Max	Mode 0 (ns)	Mode 1 (ns)	Mode 2 (ns)	Mode 3 (ns)	Mode 4 (ns)	See Note 1
t0	Cycle Time	min	600	383	240	180	120	Yes
t1	Address valid to DIOR/DIOW setup	min	70	50	30	30	25	Yes
t2	DIOR/DIOW pulse width							Yes
	16-bit 8-bit	min min	165 290	125 290	100 290	80 80	70 70	




Table 11-42. PIO Mode Timing Specifications (continued)

Name	PIO Timing Parameter	Min/ Max	Mode 0 (ns)	Mode 1 (ns)	Mode 2 (ns)	Mode 3 (ns)	Mode 4 (ns)	See Note 1
t2i	DIOR/DIOW recovery time	min	_	_	_	70	25	Yes
t3	DIOW data setup	min	60	45	30	30	20 ²	No
t4	DIOW data hold	min	30	20	15	10	10	Yes
t5	DIOR data setup	min	50	35	20	20	20	No
t6	DIOR data hold	min	5	5	5	5	5	No
t9	IOR/DIOW to address valid hold	min	20	15	10	10	10	No
tA	IORDY setup	max	35	35	35	35	35	No
tB	IORDY pulse width	max	1250	1250	1250	1250	1250	No

NOTE:

- 1. Implemented in MGT5100 (Yes, No).
- 2. t3 is not counted because data is guaranteed at the start of DIOW.

Figure 11-12 shows the Multiword DMA timing diagram. Table 11-43 gives the Multiword DMA timing specifications.



NOTE:

1. Regardless of the signal electrical properties, the direction of signal assertion is toward top of page; negation is toward bottom of page.

Figure 11-12. Timing Diagram—Multiword DMA



Table 11-43. Multiword DMA Timing Specifications

Name	Multiword DMA Timing Parameters	Min/Max	Mode 0 (ns)	Mode 1 (ns)	Mode 2 (ns)
t0	Cycle Time	min	480	150	120
tC	DMACK to DMARQ delay	max	_	_	_
tD	DIOR/DIOW pulse width (16-bit)	min	215	80	70
tΕ	DIOR data access	max	150	60	50
tG	DIOR/DIOW data setup	min	100	30	20
tF	DIOR data hold	min	5	5	5
tH	DIOW data hold	min	20	15	10
tl	DMACK to DIOR/DIOW setup	min	0	0	0
tJ	DIOR/DIOW to DMACK hold	min	20	5	5
tKr	DIOR negated pulse width	min	50	50	25
tKw	DIOW negated pulse width	min	215	50	25
tLr	DIOR to DMARQ delay	max	120	40	35
tLw	DIOW to DMARQ delay	max	40	40	35




Figure 11-13. Timing Diagram—Initiating an Ultra DMA Data In Burst



Table 11-44. Ultra DMA Timing Specification

Name	MODE 0 (ns)		MODE 1 (ns)		MODE 2 (ns)		Comment				
	Min	Max	Min	Max	Min	Max					
(t) _{2CYC}	240		160		120		Typical sustained average two cycle time.				
(t) _{CYC}	114	1	75	1	55	_	Cycle time allowing for asymmetry and clock variations from STROBE edge to STROBE edge				
(t) _{2CYC}	235	_	156	_	117	_	Two-cycle time allowing from clock variations, from rising edge to next rising edge or from falling edge to next falling edge of STROBE.				
(t) _{DS}	15	_	10	_	7		Data setup time at recipient.				
(t) _{DH}	5	_	5	_	5	_	Data hold time at recipient.				
(t) _{DVS}	70	_	48	_	34		Data valid setup time at sender, to STROBE edge.				
(t) _{DVH}	6	_	6	_	6	_	Data valid hold time at sender, from STROBE edge.				
(t) _{FS}	0	230	0	200	0	170	First STROBE time for drive to first negate DSTRO from STOP during a data in burst.				
(t) _{LI}	0	150	0	150	0	150	Limited Interlock time. See Notes 1 and 2.				
(t) _{MLI}	20	_	20	_	20	_	Interlock time with minimum. See Notes 1 and 2.				
(t) _{UI}	0	_	0	_	0	_	Unlimited interlock time. See Notes 1 and 2.				
(t) _{AZ}	_	10	_	10	_	10	Maximum time allowed for output drivers to release from being asserted or negated				
(t) _{ZAH}	20	_	20	_	20	_	Minimum delay time required for output drivers to				
(t) _{ZAD}	0	_	0	_	0	_	assert or negate from released state				
(t) _{ENV}	20	70	20	70	20	70	Envelope time—from DMACK to STOP and HDMARDY during data out burst initiation.				
(t) _{SR}		50		30		20	STROBE to DMARDY time, if DMARDY is negated before this long after STROBE edge, the recipient receives no more than one additional data word.				
(t) _{RFS}	_	75	_	60	_	50	Ready-to-Final STROBE time—no STROBE edges are sent this long after negation of DMARDY.				
(t) _{RP}	160	_	125	_	100	_	Ready-to-Pause time—the time recipient waits to initiate pause after negating DMARDY.				
(t) _{IORDYZ}	_	20	_	20	_	20	Pull-up time before allowing IORDY to be released.				
(t) _{ZIORDY}	0	_	0	_	0	_	Minimum time drive waits before driving IORDY				
(t) _{ACK}	20	_	20	_	20	_	Setup and hold times for DMACK, before assertion or negation.				
(t) _{SS}	50	_	50	_	50	_	Time from STROBE edge to negation of DMARQ or assertion of STOP, when sender terminates a burst.				





Table 11-44. Ultra DMA Timing Specification (continued)

Name	MODE 0 (ns)		MODE 1 (ns)			DE 2 s)	Comment
r	Min	Max	Min	Max	Min	Max	

NOTE:

- 1. t_{UI}, t_{MLI}, t_{LI} indicate sender-to-recipient or recipient-to-sender interlocks. That is, one agent (either sender or recipient) is waiting for the other agent to respond with a signal before proceeding.
 - t_{UI} is an unlimited interlock that has no maximum time value.
 - t_{MLI} is a limited time-out that has a defined minimum.
 - t₁₁ is a limited time-out that has a defined maximum.
- 2. All timing parameters are measured at the connector of the drive to which the parameter applies. For example, the sender shall stop generating STROBE edges t_{RFS} after negation of DMARDY. Both STROBE and DMARDY timing measurements are taken at the connector of the sender. Even though the sender stops generating STROBE edges. The receiver may receive additional STROBE edges due to propagation delay. All timing measurement switching points (low to high and high to low) are taken at 1.5V.




Figure 11-14. Timing Diagram—Sustained Ultra DMA Data In Burst






Figure 11-15. Timing Diagram—Host Pausing an Ultra DMA Data In Burst




Figure 11-16. Timing Diagram—Drive Terminating Ultra DMA Data In Burst






Figure 11-17. Timing Diagram—Host Terminating Ultra DMA Data In Burst




Figure 11-18. Timing Diagram—Initiating an Ultra DMA Data Out Burst






Figure 11-19. Timing Diagram—Sustained Ultra DMA Data Out Burst




Figure 11-20. Timing Diagram—Drive Pausing an Ultra DMA Data Out Burst






Figure 11-21. Timing Diagram—Host Terminating Ultra DMA Data Out Burst




Figure 11-22. Timing Diagram—Drive Terminating Ultra DMA Data Out Burst











SECTION 12 UNIVERSAL SERIAL BUS (USB)

12.1 Overview

The following sections are contained in this document:

- Data Transfer Types
- Host Controller Interface
- Host Control (HC) Operational Registers, includes:
 - Control and Status Partition—MBAR + 0x1000
 - Memory Pointer Partition—MBAR + 0x1000
 - Frame Counter Partition—MBAR + 0x1000
 - Root Hub Partition—MBAR + 0x1000

The Universal Serial Bus (USB) is an external bus standard that supports data transfer rates of 12Mbps. Figure 12-1 shows the four main areas of a USB system, which are:

- Client software/USB driver—software implemented
- Host Controller Driver (HCD)—software implemented
- Host Controller (HC)—hardware implemented
- USB device—hardware implemented




Figure 12-1. USB Focus Areas

The Open Host Controller Interface (OHCI) is a register-level description of a HC for the Universal Serial Bus (USB). OHCI specifies the interface between and the fundamental HCD operation and the HC.

The HCD and HC work in tandem to transfer data between client software and a USB device. Data is translated from shared-memory data structures at the client software end, to USB signal protocols at the USB device end, and vice-versa.

12.2 Data Transfer Types

Four data transfer types are defined in the USB. Each type is optimized to match the service requirements between client software and the USB device. These types are:

- Interrupt Transfers—Small data transfers used to communicate information from the USB device to the client software. The HCD polls the USB device by issuing tokens to the device at a periodic interval sufficient for the requirements of the device.
- **Isochronous Transfers**—Periodic data transfers with a constant data rate. Data transfers are correlated in time between the sender and receiver.
- Control Transfers
 —Non-periodic data transfers used to communicate configuration/command/status type information between client software and the USB device.
- Bulk Transfers—Non-periodic data transfers used to communicate large amounts of information between client software and the USB device.

In OpenHCI the data transfer types are classified into two categories: periodic and non-periodic. Periodic transfers are interrupt and isochronous since they are scheduled to run at periodic intervals. Non-periodic transfers are control and bulk since they are not scheduled to run at any specific time, but rather on a time-available basis.

12.3 Host Controller Interface

12.3.1 Communication Channels

There are two communication channels between the HC and HCD.

- The first channel uses a set of operational registers located on the HC. The HC is the target for all communication on this channel. The operational registers contain control, status, and list pointer registers. Within the operational register set is a pointer to a location in shared memory named the HC Communications Area (HC-CA).
- 2. The HCCA is the second communication channel. The HC is the master for all communication on this channel. The HCCA contains the head pointers to the interrupt endpoint descriptor lists, the head pointer to the done queue, and status information associated with start-of-frame processing.








Figure 12-2. Communication Channels

12.3.2 Data Structures

The basic building blocks for communication across the interface are the endpoint descriptor (ED) and transfer descriptor (TD).

The HCD assigns an endpoint descriptor to each endpoint in the system. The endpoint descriptor contains the information necessary for the HC to communicate with the endpoint. The fields include the maximum packet size, the endpoint address, the speed of the endpoint, and the direction of data flow. Endpoint descriptors are linked in a list.

A queue of transfer descriptors is linked to the endpoint descriptor for the specific endpoint. The transfer descriptor contains the information necessary to describe the data packets to be transferred. The fields include data toggle information, shared memory buffer location, and completion status codes. Each transfer descriptor contains information that describes one or more data packets. The data buffer for each transfer descriptor ranges in size from 0 to 8192 Bytes with a maximum of one physical page crossing. Transfer descriptors are linked in a queue; the first one queued is the first one processed.



Each data transfer type has its own linked list of endpoint descriptors to be processed. Figure 12-3 shows the data structure relationship.




Figure 12-3. Typical List Structure

The head pointers to the bulk and control endpoint descriptor lists are maintained within the operational registers in the HC. The HCD initializes these pointers prior to the HC gaining access to them. Should these pointers need to be updated, the HCD may need to stop the HC from processing the specific list, update the pointer, then re-enable the HC.

The head pointers to the interrupt endpoint descriptor lists are maintained within the HC-CA. There is no separate head pointer for isochronous transfers. The first isochronous endpoint descriptor simply links to the last interrupt endpoint descriptor. There are 32 interrupt head pointers. The head pointer used for a particular frame is determined by using the last five bits of the frame counter as an offset into the interrupt array within the HCCA.

The interrupt endpoint descriptors are organized into a tree structure with the head pointers being the leaf nodes. The desired interrupt endpoint polling rate is achieved by scheduling the endpoint descriptor at the appropriate depth in the tree. The higher the polling rate, the closer to the root of the tree the endpoint descriptor is placed. Figure 12-4 shows the interrupt endpoint structure. The Interrupt endpoint descriptor placeholder indicates where zero or more endpoint descriptors may be queued. The numbers on the left are the index into the HCCA interrupt head pointer array.






Figure 12-4. Interrupt ED Structure

Figure 12-5 shows a sample interrupt endpoint schedule. The schedule shows:

- two endpoint descriptors at a 1ms poll interval
- two endpoint descriptors at a 2ms poll interval
- one endpoint descriptor at a 4ms poll interval
- two endpoint descriptors at an 8ms poll interval
- two endpoint descriptors at a 16ms poll interval
- two endpoint descriptors at a 32ms poll interval.

NOTE: Unused interrupt endpoint placeholders are bypassed and the link is connected to the next available endpoint in the hierarchy.




Figure 12-5. Sample Interrupt Endpoint Schedule

12.4 Host Control (HC) Operational Registers

Host Control contains a set of on-chip operational registers which are mapped into a non-cacheable portion of the system addressable space. These registers are used by the HCD. According to the function of these registers, they are divided into four partitions, specifically for control and status, memory pointer, frame counter and root hub. All of the registers should be read and written as D-words.

Reserved bits may be allocated in future releases of this specification. To ensure interoperability, the HCD that does not use a reserved field should not assume the reserved field contains 0. In addition, HCD should always preserve the reserved field value(s).

When a R/W register is modified, the HCD should first read the register and modify the bits desired. Then, HCD should write the register with the reserved bits still containing the read value. Alternatively, HCD can maintain an in-memory copy of previously written values that can be modified and written to the HC register. When a write to the set/clear register is written, bits written to reserved fields should be 0.



12.4.1 Control and Status Partition—MBAR + 0x1000

This HC partition uses 6 32-bit registers. These registers are located at an offset from MBAR of 0x1000. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x1000 + register address

The following registers are available:

- HC Revision Register (1000)—HcRevision
- HC Control Register (1004)—HcControl
- HC Command Status Register (1008)—HcCommandStatus
- HC Interrupt Status Register (100C)—HcInterruptStatus
- HC Interrupt Enable Register (1010)—HcInterruptEnable
- HC Interrupt Disable Register (1014)—HcInterruptDisable

12.4.1.1 HC Revision (1000)—HcRevision

Table 12-1. HC Revision Register (1000)—HcRevision

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								R۵	served	I						
W								110	361 460							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				Door	m rad							D	EV			
W				Rese	rvea							K	⊏V			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:23	_	Reserved
24:31	REV	Revision—a read-only field containing the BCD representation of the HCI specification version implemented by this HC. For example, a value of 11h corresponds to version 1.1. All HC implementations compliant with this specification have a value of 10h.

12.4.1.2 HC Control (1004)—HcControl

The HC Control register defines HC operating modes. Except for HostController FunctionalState and RemoteWakeUpConnected, most fields in this register are modified only by the HCD.

Table 12-2. HC Control Register (1004)—HcControl

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Dane	ام میں							
W	1							Rese	erved							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Re	eserve	4		RWE	RWC	IR	нс	FS	BLE	CLE	ΙE	PLE	CF	BSR
W		110	,301 00	u		IXVVL	1000	ш	110	,, 0		OLL	IL.	'	OL	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:20	_	Reserved
21	RWE	RemoteWakeUpEnable—HCD uses bit to enable or disable the remote WakeUp feature on detection of upstream resume signaling.
		When this bit is set and the ResumeDetected bit in HcInterruptStatus is set, a remote WakeUp is signaled to the host system. Setting this bit has no impact on the generation of hardware interrupt.
22	RWC	Remote WakeUp Connected—bit indicates whether HC supports remote WakeUp signaling. If remote WakeUp is supported and used by the system it is the responsibility of system firmware to set this bit during POST.
		HC clears bit on a hardware reset, but does not alter it on a software reset. Host system remote WakeUp signaling is host-bus-specific and not described in this specification.
23	IR	InterruptRouting—bit determines routing of interrupts generated by events registered in HcInterruptStatus.
		 If clear, all interrupts are routed to the normal host bus interrupt mechanism. If set, interrupts are routed to the System Management Interrupt. HCD clears this bit on a hardware reset, but does not alter it on a software reset. HCD uses this bit as a tag to indicate HC ownership.
24:25	HCFS	Host Controller Functional State—a USB field: 00b=USBRESET 01b=USBRESUME 10b=USBOPERATIONAL 11b=USBSUSPEND Transition to USBOPERATIONAL from another state causes SOF generation to begin 1ms later. HCD may determine if HC has begun sending SOFs by reading the StartofFrame field of HcInterruptStatus. This field may be changed by HC, only when in the USBSUSPEND state. HC may move from the USBSUSPEND state to the USBRESUME state after detecting resume signaling from a downstream port. HC enters USBSUSPEND after a software reset, whereas it enters USBRESET after a hardware reset. A hardware reset also resets the Root Hub and asserts subsequent reset signaling to downstream ports.
26	BLE	Bulk List Enable—setting bit enables Bulk list processing in next Frame. • If cleared by HCD, Bulk list processing does not occur after next SOF. HC checks this bit whenever it determines to process the list. When disabled, HCD may modify the list.
		 If HcBulkCurrentED points to an ED to be removed, HCD advances pointer by updating HcBulkCurrentED before re-enabling list processing.





Bits	Name	Description
27	CLE	 ControlListEnable—setting bit enables Control list processing in next Frame. If cleared by HCD, Control list processing does not occur after next SOF. HC checks this bit whenever it determines to process the list. When disabled, HCD may modify the list. If HcControlCurrentED points to an ED to be removed, HCD advances pointer
28	IE	by updating HcControlCurrentED before re-enabling list processing. Isochronous Enable—HCD uses bit to enable/disable isochronous EDs processing. While processing the periodic list in a Frame, HC checks bit status when it finds an Isochronous ED (F=1). • If set (enabled), HC continues processing the EDs. • If cleared (disabled), HC halts periodic list processing, which now contains only isochronous EDs, and begins processing Bulk/Control lists. Setting this bit is guaranteed to take effect in the next Frame, not the current Frame.
29	PLE	PeriodicListEnable—setting bit enables periodic list processing in next Frame. If cleared by HCD, periodic list processing does not occur after the next SOF. HC checks this bit prior to starting list processing.
30:31	CBSR	ControlBulkServiceRatio—field specifies the service ratio between Control and Bulk EDs. Before processing non-periodic lists, HC compares the ratio specified with its internal count on how many non-empty Control EDs have been processed, in determining whether to continue serving another Control ED or switching to Bulk EDs. When crossing the frame boundary, the internal count is retained. In case of reset, HCD is responsible for restoring this value. CBSR=Number of Control EDs Over Bulk EDs Served 0=1:1 1=2:1 2=3:1 3=4:1

12.4.1.3 HC Command Status (1008)—HcCommandStatus

HC uses the HC Command Status register to receive (Rx) commands issued by HCD. It reflects the current HC status. To HCD, it appears to be a write-to-set register. HC ensures bits written as 1 are set in the register, while bits written as 0 remain unchanged in the register. HCD may issue multiple distinct commands to HC without concern for corrupting previously issued commands. HCD has normal read access to all bits.

The SchedulingOverrunCount field indicates the number of frames in which HC detects scheduling overrun errors. This occurs when the Periodic list does not complete before EOF. When a scheduling overrun error is detected, HC increments the counter and sets SchedulingOverrun field in HcInterruptStatus register.

Table 12-3. HC Command Status Register (1008)—HcCommandStatus

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R							Poo	arvad							SC	20
W	1						Kesi	erved							30	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						Res	erved						OCR	BLF	CLF	HCR
W															<u> </u>	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:13	_	Reserved
14:15	SOC	SchedulingOverrunCount—bits are incremented on each scheduling overrun error. SOC is initialized to 00b and wraps at 11b. SOC increments when a scheduling overrun is detected, even if SchedulingOverrun in HcInterruptStatus has already been set. HCD uses SOC to monitor any persistent scheduling problems.
16:27		Reserved
28	OCR	Ownership Change Request—OS HCD sets this bit to request an HC change of control. When set, HC sets the Ownership Change field in HcInterrupt Status. After changeover, this bit is cleared and remains clear until the next OS HCD request.
29	BLF	BulkListFilled—bit indicates whether there are Bulk List TDs. HCD sets this bit when it adds a TD to a Bulk List ED. When HC begins processing the Bulk List head, it checks BF.
		 If BLF is 0, HC does not start Bulk List processing. If BLF is 1, HC starts Bulk List processing and sets BF to 0. If HC finds a Bulk List TD, HC sets BLF to 1, causing Bulk List processing to continue. If HC does not find a Bulk List TD and HCD does not set BLF, then BLF remains 0 when HC completes processing and Bulk List processing stops.
30	CLF	ControlListFilled—bit indicates whether there are Control List TDs. HCD sets this bit when it adds a TD to a Control List ED. When HC begins processing the Control List head, it checks CLF. • If CLF is 0, HC does not start Control List processing. • If CF is 1, HC starts Control List processing and sets CLF to 0. • If HC finds a Control List TD, CLF is set to 1, causing Control List processing to continue. • If HC does not find a Control List TD and HCD does not set CLF, then CLF remains 0 when HC completes processing and Control List processing stops.
31	HCR	HostControllerReset—HCD sets bit to initiate a software reset of HC. Regardless of the HC functional state, it moves to the USBSUSPEND state in which most of the operational registers are reset except those stated otherwise. For example, HcControl Interrupt Routing field and no Host bus access is allowed. On completion of the reset operation, HC clears this bit. Completion must be within 10ms. When set, this bit should not cause a root hub reset and no subsequent reset signaling should be asserted to downstream ports.





12.4.1.4 HC Interrupt Status (100C)—HcInterruptStatus

This register provides status on various events that cause hardware interrupts. When an event occurs, HC sets the corresponding register bit. When a bit is set, a hardware interrupt is generated, if the interrupt is enabled in the HcInterruptEnable register and the MasterInterruptEnable bit is set. HCD may clear specific bits in this register by writing 1 to bit positions to be cleared. HCD may not set any of these bits. HC never clears the bit.

Table 12-4. HC Interrupt Status Register (100C)—HcInterruptStatus

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Rsvd	ос							R	eserved						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W				Re	eserve	d				RHSC	FNO	UE	RD	SF	WDH	so
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	_	Reserved
1	ОС	Ownership Change—HC sets this bit when HCD sets the HcCommand Status Ownership Change Request field. This event, when unmasked, always generate an immediate System Management Interrupt (SMI).
2:24		When the SMI pin is not implemented, the OC bit is tied to 0b. Reserved
25	RHSC	RootHubStatusChange—bit is set when HcRhStatus content or content of any HcRhPortStatus[Number of Downstream Port] changes.
26	FNO	FrameNumberOverflow—bit is set when HcFmNumber msb (bit 15) changes value (from 0 to 1, or from 1 to 0) and after HccaFrameNumber is updated.
27	UE	UnrecoverableError—bit is set when HC detects a system error not related to USB. HC should not proceed with processing or signaling prior to the system error being corrected. HCD clears this bit after HC is reset.
28	RD	Resume Detected—bit is set when HC detects a USB device asserting a resume signal. It is the transition from no resume signaling to resume signaling that causes this bit to be set. This bit is not set when HCD sets the USBRESUME state.
29	SF	StartofFrame—bit is set by HC at each start of a frame and after updating the HccaFrameNumber. HC also generates an SOF token at the same time.
30	WDH	Writeback Done Head—bit is set immediately after HC writes HcDone Head to Hcca Done Head. Further HccaDone Head updates do not occur until this bit is cleared. HCD should only clear this bit after saving HccaDone Head contents.
31	SO	SchedulingOverrun—bit is set when USB schedule for the current Frame overruns and after an HccaFrameNumber update. A scheduling overrun also causes the HcCommandStatus SOC to increment.



12.4.1.5 HC Interrupt Enable (1010)—HcInterruptEnable

Each enable bit in the HC Interrupt Enable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptEnable register is used to control which events generate a hardware interrupt. When:

- 1. a bit is set in the HcInterruptStatus register, and
- 2. the corresponding bit is set in the HcInterruptEnable register, and
- 3. the MasterInterruptEnable bit is set, then
- 4. a hardware interrupt is requested on the host bus.

Writing 1 to a bit in this register sets the corresponding bit, whereas writing 0 to a bit in this register leaves the corresponding bit unchanged. On read, the current value of this register is returned.

Table 12-5. HC Interrupt Enable Register (1010)—HcInterruptEnable

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MIE	ос							R	eserved						
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				De		٦				DUCC	FNO		DD	C.E.	WDLI	20
W			Reserved RHSC FNO UE RD SF WDF									WDH	so			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	MIE	Master Interrupt Enable—used by HCD.
		0 written to this bit is ignored by HC.
		• 1 written to this bit enables interrupt generation, due to events specified in other bits of this register.
1	OC	Ownership Change
		0=Ignore
		1=Enable interrupt generation due to ownership change
2:24	_	Reserved
25	RHSC	RootHubStatusChange
		0=Ignore
		1=Enable interrupt generation due to root hub status change.
26	FNO	FrameNumberOverflow
		0=Ignore
		1=Enable interrupt generation due to frame number overflow.
27	UE	Unrecoverable Error
		0=Ignore
		1=Enable interrupt generation due to unrecoverable error.



Bits	Name	Description
28	RD	Resume Detected
		0=Ignore
		1=Enable interrupt generation due to resume detect.
29	SF	StartofFrame
		0=Ignore
		1=Enable interrupt generation due to start of frame.
30	WDH	WritebackDoneHead
		0=Ignore
		1=Enable interrupt generation due to HcDoneHead writeback.
31	SO	SchedulingOverrun
		0=Ignore
		1=Enable interrupt generation due to scheduling overrun.

12.4.1.6 HC Interrupt Disable (1014)—HcInterruptDisable

Each disable bit in the HC Interrupt Disable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptDisable register is coupled with the HcInterruptEnable register. Thus, writing a '1' to a bit in this register clears the corresponding bit in the HcInterruptEnable register, whereas writing a '0' to a bit in this register leaves the corresponding bit in the HcInterruptEnable register unchanged. On read, the current value of the HcInterruptEnable register is returned.

Table 12-6. HC Interrupt Disable Register (1014)—HcInterruptDisable

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MIE	ос							R	eserved						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				Re	eserve	d				RHSC	FNO	UE	RD	SF	WDH	so
W			THOUSING THE SE THE SE													
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	MIE	Master Interrupt Enable—bit is set after a hardware or software reset.
		 0 written to this bit is ignored by HC. 1 written to this bit disables interrupt generation, due to events specified in other bits of this register.
1	OC	Ownership Change
		0=Ignore
		1=Disable interrupt generation due to Ownership Change
2:24	_	Reserved
25	RHSC	RootHubStatusChange
		0=Ignore
		1=Disable interrupt generation due to root hub status change.



Bits	Name	Description
26	FNO	FrameNumberOverflow
		0=Ignore 1=Disable interrupt generation due to frame number overflow.
27	UE	UnrecoverableError
		0=Ignore
		1=Disable interrupt generation due to unrecoverable error.
28	RD	Resume Detected
		0=Ignore
		1=Disable interrupt generation due to resume detect.
29	SF	StartofFrame
		0=Ignore
		1=Disable interrupt generation due to start of frame.
30	WDH	WritebackDoneHead
		0=Ignore
		1=Disable interrupt generation due to HcDoneHead writeback.
31	SO	SchedulingOverrun
		0=Ignore
		1=Disable interrupt generation due to scheduling overrun.

12.4.2 Memory Pointer Partition—MBAR + 0x1000

This HC partition uses 7 32-bit registers. These registers are located at an offset from MBAR of 0x1000. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x1000 + register address

The following registers are available:

- HC Communication Register (1018)—HcHCCA
- HC Period Current ED Register (101C)—HcPeriodCurrentED
- HC Control Head ED Register (1020)—HcControlHeadED
- HC Control Current ED Register (1024) HcControlCurrentED
- HC First Bulk Head List ED Register (1028)—HcBulkHeadED
- HC Bulk List Current ED Register (102C)—HcBulkCurrentED
- HC Last Completed Transfer Register (1030)—HcDoneHead

12.4.2.1 HC Communication (1018)—HcHCCA

The HC Communication register contains the HCCA physical address. HCD determines alignment restrictions by writing all 1s to HcHCCA and reading the HcHCCA content. Alignment is evaluated by examining the number of 0s in the lower order bits. Minimum alignment is 256Bytes. Bits 0 through 7 must always return 0 when read. This area holds control structures and the interrupt table, which are accessed by both the HC and HCD.





Table 12-7. HC Communication Register (1018)—HcHCCA

		msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	R									ICCA							
	W									IOOA							
	RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
	R				нсс	٠,							Pas	erved			
	W		HCCA Reser										si v c u				
,	RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	Bits	Name	Description
	0:23	HCCA	Host Controller Communication Area—base address.
-	24:31	_	Reserved

12.4.2.2 HC Period Current ED (101C)—HcPeriodCurrentED

The HC Period Current Endpoint Descriptor (ED) register contains the physical address of the current isochronous or interrupt endpoint descriptor.

Table 12-8. HC Period Current ED Register (101C)—HcPeriodCurrentED

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Б	CED							
W								•	OLD							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						DC)ED							Pos	orund	
W	PCED Reserved															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	Bits	Name	Description
-	0:27	PCED	PeriodCurrentED—HC uses this field to point to the head of one of the Periodic lists, which is processed in the current Frame. HC updates register content after a periodic ED is processed. HCD may read the content in determining which ED is currently being processed at the time of reading.
Ī	28:31	_	Reserved

12.4.2.3 HC Control Head ED (1020)—HcControlHeadED

The HC Control Head Endpoint Descriptor register contains the physical address of the first endpoint descriptor of the Control list.

Table 12-9. HC Control Head ED Register (1020)—HcControlHeadED

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								(HED							
W									,,,,,,							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						CF	HED							Ras	served	
W						Ci	ובט							1100	oci veu	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:27	CHED	ControlHeadED—HC traverses the control list starting with the HcControlHeadED pointer. Content is loaded from HCCA during HC initialization.
28:31	_	Reserved

12.4.2.4 HC Control Current ED (1024) HcControlCurrentED

The HC Control Current Endpoint Descriptor register contains the physical address of the current control list endpoint descriptor.

Table 12-10. HC Control Current ED Register (1024) HcControlCurrentED

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R									CED							
W									CED							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						CC	CED							Por	served	
W						C	JED							Kes	serveu	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
0:27	CCED	ControlCurrentED—pointer is advanced to next ED after serving the present one. HC continues processing the list from where it left off in the last frame. When it reaches the control list end, HC checks the HcCommandStatus ControlListFilled.
		 If set, CCED copies HcControlHeadED content to HcControlCurrentED and clears bit. If not set, it does nothing. HCD is allowed to modify this register only when the ControlListEnable of HcControl is cleared. When set, HCD only reads the instantaneous value of this register. Initially, this is set to 0 to indicate the end of the Control List.
28:31	_	Reserved

12.4.2.5 HC First Bulk Head List ED (1028)—HcBulkHeadED

The HC Bulk Head Endpoint Descriptor register contains the physical address of the first bulk list endpoint descriptor.

Table 12-11. HC First Bulk Head List ED Register (1028)—HcBulkHeadED

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								Р	HED							
W								L	טבוות							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						DL	HED							Pos	served	
W						ы	ILD							1103	sei veu	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:27	BHED	BulkHeadED—HC traverses the Bulk List starting with the HcBulkHeadED pointer. The content is loaded from HCCA during the HC initialization.
28:31	_	Reserved

12.4.2.6 HC Bulk List Current ED (102C)—HcBulkCurrentED

The HC Bulk Current Endpoint Descriptor register contains the physical address of the current endpoint of the bulk list. The bulk list is served in a round-robin fashion, therefore endpoints are ordered according to their insertion into the list.

Table 12-12. HC Bulk List Current ED Register (102C)—HcBulkCurrentED

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								В	CED							
W								L	CLD							
RESET.	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						B(CED							Ras	served	
W					1100	oci veu										
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:27	BHED	BulkCurrentED—advances to the next ED after HC has served the present ED.
		HC continues processing the list from where it left off in the last Frame. When it reaches the end of the Bulk List, HC checks the HcControl ControlListFilled.
		 If set, BHED copies HcBulkHeadED content to HcBulkCurrentED and clears bit. If not set, it does nothing.
		HCD is only allowed to modify this register when HcControl BulkListEnable is cleared. When set, HCD only reads the instantaneous value of this register. This is initially set to 0 to indicate the end of the Bulk List.
28:31	_	Reserved

12.4.2.7 HC Last Completed Transfer (1030)—HcDoneHead

The HC Last Completed Transfer Descriptor register contains the physical address of the last completed transfer descriptor that was added to the done queue. In normal operation, HCD does not need to read this register as its content is periodically written to the HCCA.

Table 12-13. HC Last Completed Transfer Register (1030)—HcDoneHead

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R									DH							
W									ווט							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R						г)H							Pos	served	
W							ו וע							Nes	ei veu	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:27	DH	Done Head—When a TD is complete, HC writes the HcDone Head content to the TD NextTD field. HC then overwrites the HcDone Head content with the TD address. This is set to 0 when HC writes the register content to HCCA. HcInterrupt Status Writeback Done Head is also set.
28:31	_	Reserved

12.4.3 Frame Counter Partition—MBAR + 0x1000

This HC partition uses 5 32-bit registers. These registers are located at an offset from MBAR of 0x1000. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x1000 + register address



The following registers are available:

- HC Frame Interval Register (1034)—HcFmInterval
- HC Frame Bit-time Remaining Register (1038)—HcFmRemaining
- HC Timing Reference Register (103C)—HcFmNumber
- HC Start Processing Periodic List Register (1040)—HcPeriodicStart
- HC Commit Transfer Register (1044)—HcLSThreshold

12.4.3.1 HC Frame Interval (1034)—HcFmInterval

The HC Frame Interval register contains a 14-bit value that indicates:

- the bit-time interval in a Frame. For example, between two consecutive SOFs.
- a 15-bit value that indicates the full speed maximum packet size the HC may transmit or receive without causing scheduling overruns.

HCD may carry out minor adjustment on the frame interval by writing a new value over the present one at each SOF. This provides the programmability necessary for the HC to synchronize with an external clocking resource and to adjust any unknown local clock offset.

Table 12-14. HC Frame Interval Register (1034)—HcFmInterval

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	FIT								FSM	1PS						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	Rese	rved								FI						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	FIT	FrameIntervalToggle—HCD toggles this bit when it loads a new value to the frame interval.
1:15	FSMPS	FSLargestDataPacket—specifies a value that is loaded into the largest data packet counter at the beginning of each frame. The counter value represents the largest amount of data in bits that the HC can send or received in a single transaction at any given time without causing scheduling overrun. HCD calculates this field value.
16:17	_	Reserved
18:31	FI	FrameInterval—specifies the bit-time interval between two consecutive SOFs. Nominally, this value is set to 11,999. HCD should store the field's current value before resetting HC. Setting the HcCommandStatus HostControllerReset field causes the HC to reset this field to its nominal value. HCD may choose to restore the stored value when the reset sequence completes.



12.4.3.2 HC Frame Bit-time Remaining (1038)—HcFmRemaining

This register is a 14-bit count-down counter containing the remaining current Frame bit-time.

Table 12-15. HC Frame Bit-time Remaining Register (1038)—HcFmRemaining

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FRT								Rese	rved						
W									11000	ivea						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Rese	rvad								FR						
W	110301	veu								111						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	FRT	Frame Remaining Toggle—bit is loaded from the HcFmInterval FrameIntervalToggle field when Frame Remaining reaches 0. HCD uses this bit for synchronization between FrameInterval and FrameRemaining.
1:17	_	Reserved
18:31	FR	FrameRemaining—is a counter that is decremented at each bit-time. When it reaches 0, it is reset by loading the FrameInterval value specified in HcFmInterval at the next bit-time boundary. When entering the USBOPERATIONAL state, HC reloads the content with the HcFmInterval Frame Interval and uses the updated value from the next SOF.

12.4.3.3 HC Timing Reference (103C)—HcFmNumber

The HC Timing Reference register is a 16-bit counter. It provides a timing reference among events happening in the HC and HCD. The HC driver may use the 16-bit value specified in this register and generate a 32-bit frame number without requiring frequent access to the register.

Table 12-16. HC Timing Reference Register (103C)—HcFmNumber

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								RΔ	served	ı						
W								110	301 700	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									FN							
W									1 14							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
16:31	FN	FrameNumber—is incremented when HcFmRemaining is re-loaded. FN rolls over to 0h after ffffh. When entering the USBOPERATIONAL state, this is automatically incremented. Content is written to HCCA after HC has incremented the FN at each frame boundary and sent a SOF, but before HC reads the first ED in that frame. After writing to HCCA, HC sets the HcInterruptStatus StartofFrame.
0:15	_	Reserved

12.4.3.4 HC Start Processing Periodic List (1040)—HcPeriodicStart

This register has a 14-bit programmable value that determines when is the earliest time HC should start processing the periodic list.

Table 12-17. HC Start Processing Periodic List Register (1040)—HcPeriodicStart

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								Re	serve	i						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
	10	17	10	13	20	21	22	25	24	25	20	21	20	23	30	31 130
R	Reser	ved								PS						
W	110001															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:17	_	Reserved
18:31	PS	PeriodicStart—field is cleared after a hardware reset. PS is then set by HCD during HC initialization. PS value is calculated roughly as 10% off from HcFmInterval. A typical value is 3E67h.
		When HcFmRemaining reaches the value specified, processing of periodic lists has priority over Control/Bulk processing. HC then starts processing the Interrupt list after completing the current Control or Bulk transaction in progress.

12.4.3.5 HC Commit Transfer (1044)—HcLSThreshold

This register contains an 11-bit value used by the HC to determine whether to commit to the transfer of a maximum 8-Byte LS packet before EOF. Neither the HC nor HCD are allowed to change this value.

Table 12-18. HC Commit Transfer Register (1044)—HcLSThreshold

	msb U	1	2	3	4	5	6	1	8	9	10	11	12	13	14	15
R								Do	000100							
W								Re	served							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Rese	havr								I ST					
W		110301	veu								LOI					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:19	_	Reserved
20:31		LSThreshold—field contains a value which is compared to the FrameRemaining field prior to initiating a low speed transaction. The transaction is started only if FrameRemaining is greater than or equal to this field. HCD calculates this value with the consideration of transmission and setup overhead.

12.4.4 Root Hub Partition—MBAR + 0x1000

This HC partition uses 4 32-bit registers. These registers are located at an offset from MBAR of 0x1000. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x1000 + register address

The following registers are available:

- HC Root Hub Descriptor A Register (1048)—HcRhDescriptorA
- HC Root Hub Descriptor B Register (104C)—HcRhDescriptorB
- HC Root Hub Status Register (1050)—HcRhStatus
- HC RH Port Status Register (1054)—HcRhPortStatus[1:NDP]

All registers included in this partition are dedicated to the USB root hub, which is an integral part of the HC though still a functionally separate entity. HCD emulates USBD access to the root hub via a register interface. HCD maintains many USB-defined hub features which are not required to be supported in hardware. For example, the hub's device, configuration, interface, and endpoint descriptors are maintained only in the HCD and some class descriptor static fields. HCD also maintains and decodes the root hub device address as well as other trivial operations better suited to software than hardware.

The root hub register interface is otherwise developed to maintain similarity of bit organization and operation to typical hubs which are found in the system. Each register is read and written as a D-word. These registers are only written during initialization to correspond with the system implementation.

- HcRhDescriptorA and HcRhDescriptorB registers should be implemented such that they are writeable regardless of the HC USB state.
- HcRhStatus and HcRhPortStatus must be writeable during the USBOPERATION-AL state.

NOTE: IS denotes an implementation-specific reset value for that field.





12.4.4.1 HC Root Hub Descriptor A (1048)—HcRhDescriptorA

This register is the first of two registers describing the root hub characteristics. Reset values are implementation-specific. The HCD emulates the following hub class descriptor fields:

- descriptor length (11)
- descriptor type (TBD)
- hub controller current (0)

All other fields are located in the HcRhDescriptorA and HcRhDescriptorB registers.

Table 12-19. HC Root Hub Descriptor A Register (1048)—HcRhDescriptorA

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				POTE	OCT							Pos	erved			
W				1011	Gi							11636	siveu			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Ro	serve	1	NOC	OCP	DT	NPS	PSM				NI	DP.			
W		361 760	ı	P	М		INIO	I SIVI				INI	ار			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	POTPGT	PowerOnToPowerGoodTime—specifies the duration HCD must wait before accessing a Root Hub powered-on port. POTPGT is implementation-specific. The time unit is 2ms. Duration is calculated as POTPGT x 2ms.
8:18	_	Reserved
19	NOCP	No Over Current Protection—describes how the Root Hub port overcurrent status is reported. When NOCP is cleared, OCPM specifies global or per-port reporting. 0 = Overcurrent status is reported collectively for all downstream ports.
		1 = No overcurrent protection supported.
20	ОСРМ	OverCurrentProtectionMode—describes how the Root Hub port overcurrent status is reported. At reset, OCPM should reflect the same mode as PowerSwitchingMode. OCPM is
		valid only if NoOverCurrentProtection is cleared.
		0 = Overcurrent status is reported collectively for all downstream ports.1 = Overcurrent status is reported on a per-port basis.
21	DT	Device Type—specifies Root Hub is not a compound device. Root Hub is not permitted to be a compound device. DT should always read/write 0.
22	NPS	No Power Switching—specifies whether power switching is supported or ports are always powered. NPS is implementation specific. When this bit is cleared, PSM specifies global or per-port switching.
		0 = Ports are power switched. 1 = Ports are always powered on when HC is powered on.



Bits	Name	Description
23	PSM	PowerSwitchingMode—specifies how the root hub port power switching is controlled. PSM is implementation-specific and is only valid if the NoPowerSwitching field is cleared.
		0 = All ports are powered at the same time.
		1 = Each port is powered individually. This mode lets port power be controlled by either the global switch or per-port switching.
		 If PortPowerControlMask bit is set, port responds only to port power commands (Set/ClearPortPower). If port mask is cleared, port is controlled only by the global power switch (Set/ClearGlobalPower).
24:31	NDP	Number Downstream Ports—specifies the number of downstream ports supported by the Root Hub. NDP is implementation-specific.
		 Minimum number of ports is 1. Maximum number of ports (supported by OpenHCI) is 15.

12.4.4.2 HC Root Hub Descriptor B (104C)—HcRhDescriptorB

This register is the second of two registers describing the Root Hub characteristics. These fields are written during initialization to correspond with the system implementation. Reset values are implementation-specific.

Table 12-20. HC Root Hub Descriptor B Register (104C)—HcRhDescriptorB

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		PPCM														
W								'	1 Olvi							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									DR							
W									DIX							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:15	PPCM	PortPowerControlMask—each bit indicates whether a port is affected by a global power control command when PSM is set.
		When set, port power state is only affected by per-port power control (Set/ClearPortPower).
		When cleared, port is controlled by the global power switch (Set/ClearGlobalPower).
		If device is configured to Global Switching Mode (PSM=0), this field is not valid.
		bit 0—Reserved
		bit 1—Ganged-power mask on Port #1
		bit 2—Ganged-power mask on Port #2
		bit15—Ganged-power mask on Port #15



Bits	Name	Description
16:31	DR	NDevice Removable—each bit is dedicated to a Root Hub port. When cleared, the attached device is removable. When set, the attached device is not removable.
		bit 0—Reserved
		bit 1—Device attached to Port #1
		bit 2—Device attached to Port #2
		bit15—Device attached to Port #15

12.4.4.3 HC Root Hub Status (1050)—HcRhStatus

This register is divided into two parts. The lower word of a D-word represents the hub status field; the upper word represents the hub status change field. Reserved bits should always be written 0.

Table 12-21. HC Root Hub Status Register (1050)—HcRhStatus

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	CRWE							Reser	ved						OCIC	LPSC
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W	DRWE		Reserved											OCI	LPS	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	CRWE	ClearRemoteWakeUpEnable (write)
		Writing 1 clears DRWE.
		Writing 0 has no effect.
1:13	_	Reserved
14	OCIC	OverCurrentIndicatorChange—is set by hardware when a change occurs to the
		OCI field of this register.
		Writing 1 causes HCD to clear this bit.
		Writing 0 has no effect.
15	LPSC	LocalPowerStatusChange (read)—Root Hub does not support the local power sta-
		tus feature. Thus, this bit is always read as 0.
		SetGlobalPower (write)
		• In global power mode (PSM=0), LPSC is written to 1 to turn on power to all ports (clear PortPowerStatus).
		• In per-port power mode, LPSC sets PortPower Status only on ports whose PPCM bit is not set.
		Writing 0 has no effect.



Bits	Name	Description
16	DRWE	DeviceRemoteWakeUpEnable (write)—enables a ConnectStatusChange bit as a resume event, causing a USBSUSPEND to USBRESUME state transition and setting the Resume Detected interrupt.
		0 = ConnectStatusChange is not a remote WakeUp event. 1 = ConnectStatusChange is a remote WakeUp event.
		SetRemoteWakeUpEnable (read). 1 = Sets DRWE. 0 = Has no effect.
17:29	_	Reserved
30	OCI	OverCurrentIndicator—reports overcurrent conditions when global reporting is implemented.
		When set, an overcurrent condition exists.
		When cleared, all power operations are normal.
		If per-port overcurrent protection is implemented this bit is always 0.
31	LPS	LocalPowerStatus—Root Hub does not support the local power status feature. This bit is always read as 0 (write) ClearGlobalPower.
		In global power mode (PSM=0), bit is written to 1 to turn off power to all ports (clear PortPowerStatus).
		In per-port power mode, bit clears PortPowerStatus only on ports whose PPCM bit is not set.
		Writing 0 has no effect.

12.4.4.4 HC RH Port Status (1054)—HcRhPortStatus[1:NDP]

This register is controls and reports port events on a per-port basis. The Number of Downstream Ports (NDP) represents the number of HcRhPortStatus registers that are implemented in hardware. The lower word is used to reflect the port status; the upper word reflects the status change bits.

Some status bits are implemented with special write behavior. If a transaction (token through handshake) is in progress when a write to change port status occurs, the resulting port status change is postponed until the transaction completes. Reserved bits should always be written 0.

Table 12-22. HC RH Port Status Register (1054)—HcRh Port Status [1:NDP]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R					R	eserve	ed he					PRSC	OCIC	PSSC	PESC	CSC
W							1 1100	0010	000	200						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R			Rasa	nyad			LSDA	PPS	F	Reserve	2d	PRS	POCI	PSS	PES	ccs
W	Reserved LSDA PPS Reserved											1110	1 001	1 00	1 20	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
0:10	_	Reserved
11	PRSC	PortResetStatusChange—bit is set at the end of the 10ms port reset signal.
		Writing 1 causes HCD to clear this bit.
		Writing 0 has no effect.
		0 = Port reset not complete 1 = Port reset complete
12	OCIC	·
12	OCIC	PortOverCurrentIndicatorChange—bit is valid only if overcurrent conditions are reported on a per-port basis. This bit is set when Root Hub changes the
		PortOverCurrentIndicator bit.
		Writing 1 causes HCD to clear this bit.
		Writing 0 has no effect.
		0 = No change in POCI
		1 = POCI has changed
13	PSSC	PortSuspendStatusChange—bit is set when the full resume sequence completes.
		Sequence includes a 20s resume pulse, LS EOP, and 3ms resychronization delay.
		Writing 1 causes HCD to clear this bit.
		Writing 0 has no effect. This lates a second of the
		This bit is also cleared when ResetStatusChange is set.
		0 = Resume not complete
4.4	DEOO	1 = Resume complete
14	PESC	PortEnable Status Change—bit is set when hardware events cause the PES bit to be cleared. Changes from HCD writes do not set this bit.
		Writing 1 causes HCD to clear this bit.
		Writing 0 has no effect.
		0 = No change in PES 1 = Change in PES
15	CSC	Connect Status Change—bit is set whenever a connect or disconnect event occurs.
13	000	Writing 1 causes HCD to clear this bit.
		Writing 0 has no effect.
		If CCS is cleared when a SetPortReset, SetPortEnable, or SetPortSuspend write
		occurs, this bit is set to force the driver to re-evaluate the connection status since
		these writes should not occur if the port is disconnected.
		0 = No change in CCS
		1 = Change in CCS
		If the Device Removable [NDP] bit is set, this bit is set only after a Root Hub reset to
40.04		notify the system that the device is attached.
16:21		Reserved
22	LSDA	Low Speed Device Attached (read)—bit indicates the speed of the device attached to this port.
		0 = Full speed device attached
		1 = Low speed device attached
		This field is valid only when CurrentConnectStatus is set.
		Clear Port Power (write)
		Writing 1 causes HCD to clear the PortPowerStatus bit.Writing 0 has no effect.



Bits	Name	Description
23	PPS	PortPowerStatus (read)—bit reflects the port power status, regardless of the type of power switching implemented.
		If an overcurrent condition is detected, this bit is cleared. HCD sets this bit by writing SetPortPower or SetGlobalPower. HCD clears this bit by writing ClearPortPower or ClearGlobalPower. Which power control switches are enabled is determined by PowerSwitchingMode and PortPortControlMask[NDP].
		In global switching mode (PSM=0), only Set/ClearGlobalPower controls this bit. In per-port power switching (PSM=1), if the PortPowerControlMask[NDP] bit for the port is set, only Set/ClearPortPower commands are enabled.
		If the mask is not set, only Set/ClearGlobalPower commands are enabled.
		If port power is disabled, CurrentConnectStatus, PortEnableStatus, PortSuspendStatus, and PortResetStatus should be reset.
		0 = Port power is off 1 = Port power is on
		SetPortPower (write)
		Writing causes HCD to set the PortPowerStatus bit.
		Writing 0 has no effect.
		If power switching is not supported, this bit always reads '1b'.
24:26	_	Reserved
27	PRS	PortResetStatus (read)—When this bit is set by a write to SetPortReset, port rese signaling is asserted. When reset is completed, this bit is cleared when PortResetStatusChange is set. This bit cannot be set if CurrentConnectStatus is cleared.
		0 = Port reset signal is not active
		1 = Port reset signal is active
		SetPortReset (write)
		Writing 1 causes HCD to set port reset signaling.Writing 0 has no effect.
		If CurrentConnectStatus is cleared, a write does not set PortResetStatus. Instead it sets ConnectStatusChange. This notifies the driver that an attempt was made to reset a disconnected port.
28	POCI	PortOverCurrentIndicator (read)—bit is only valid when root hub is configured in such a way that overcurrent conditions are reported on a per-port basis.
		If per-port overcurrent reporting is not supported, this bit is set to 0.
		If cleared, all power operations are normal for this port.
		If set, an overcurrent condition exists on this port. This bit always reflects the over current input signal
		0 = No overcurrent condition.
		1 = Overcurrent condition detected. Clear Suspend Status (write)
	1	Cieai Suspeniu Status (Witte)



• Writing 1 causes HCD to initiate a resume.

A resume is initiated only if PSS is set.

• Writing 0 has no effect.



Bits	Name	Description
29	PSS	PortSuspendStatus (read)—bit indicates port is suspended or in resume sequence. It is set by a SetSuspendState write and cleared when PortSuspendStatusChange is set at the end of the resume interval. This bit cannot be set if CCS. This bit is cleared when:
		 Port Reset Status Change is set at the end of the port reset, or when HC is placed in the USBRESUME state.
		If an upstream resume is in progress, it should propagate to the HC. 0 = Port is not suspended 1 = Port is suspended
		SetPortSuspend (write)
		Writing 1 causes HCD to set PSS bit.
		 Writing 0 has no effect. If CurrentConnectStatus is cleared, this write does not set PSS. Instead it sets ConnectStatusChange. This notifies the driver an attempt was made to suspend a disconnected port.
30	PES	PortEnableStatus (read)—indicates whether the port is enabled or disabled.
		The Root Hub may clear this bit when the following conditions are detected:
		an overcurrent condition
		disconnect event
		• switched-off power
		• operational bus error (such as babble)
		This change causes PESC to be set. HCD sets this bit by writing SetPortEnable and clears it by writing ClearPortEnable.
		PES cannot be set when CurrentConnectStatus is cleared. If not already set, PES
		is set at the completion of a port reset when Reset Status Change is set or port suspend when Suspend Status Change is set.
		0 = port is disabled
		1 = port is enabled
		SetPortEnable (write)—HCD sets PES by writing 1. Writing 0 has no effect.
		If CCS is cleared, this write does not set PES, but instead sets CSC. This notifies the driver that an attempt was made to enable a disconnected port.
31	ccs	CurrentConnectStatus (read)—reflects current state of downstream port.
		0 = No device connected 1 = Device connected
		Clear Port Enable (write)—HCD writes 1 to this bit to clear Port Enable Status bit. Writing 0 has no effect. CCS is not affected by any write.
		Note: This bit is always read '1b' when the attached device is non-removable (DeviceRemoveable[NDP]).







SECTION 13 SMARTCOMM/SMARTDMA

13.1 Overview

The following sections are contained in this document:

- SmartComm Functional Description
- SmartComm DMA Registers—MBAR+0x1200
- On-Chip SRAM
- SmartComm Timer Registers (SCTMR)—MBAR+0x0400
- I2C SmartComm Task Specification
- Buffer Descriptor (BD) Registers—MBAR+0x0400
- Parameter Area
- Task Running Mechanism
- Recommended BD Settings

SmartComm provides an efficient, integrated approach to gathering and manipulating data sets from a broad range of communication interfaces. SmartComm consists of the:

- SmartDMA (SDMA) module, with interfaces to:
 - peripherals using the CommBus
 - the processor using an IP bus
 - other chip resources using an XL bus
- a defined set of communication-oriented peripherals
- local buffer memory
- standard bus interfaces

SDMA is a sophisticated, user-programmable DMA engine that interprets a series of Clanguage "for-loop" style descriptors to perform a user-configurable series of data movements and manipulation. To enhance performance and minimize impact on the external bus bandwidth, an 8KByte SmartComm dedicated RAM array is provided. Using the Multiply-and-Accumulate (MAC) unit and a general purpose logic unit, the user has complete control of operations on data occurring while data is moved from source(s) to destination.





The MGT5100 SmartComm I/O subsystem is based on the SmartComm device being developed by ISD for Vantage. For the MGT5100, SmartComm consists of SDMA and the following peripheral functions:

- 10/100 Fast Ethernet Controller (FEC)
- Three full-duplex Programmable Serial Controllers (PSCs) supporting:
 - RS-232 connection to a full function external modem (V.34 and V.90)
 - 1200-baud POTS modem
 - Standard UART interface to a terminal/computer for debug support
 - Interface to an external CODEC for soft modem support
 - Digital interface to an external audio CODEC '97 (AC97) controller
- ISDN interface
- An IR Controller supporting IrDA data and control capabilities.
- An I²C interface

Many of the serial/parallel port pins serve multiple functions, which allows flexibility in optimizing the system to meet a specific set of integration requirements. For a description of the pin multiplexing scheme and which functions are supported, refer to Section 2, Signal Descriptions.

Other peripheral functions are included in MGT5100, but are not directly supported by the SmartDMA. These peripherals include:

- A Serial Peripheral Interface (SPI), which:
 - supports a 6.25MHz rate as a master
 - supports a 12.5MHz rate as a slave
 - provides out-of-band signalling to an off-chip ISDN device
- Basic IR Controller
- USB master/hub controller

13.2 SmartComm Functional Description

The SmartComm I/O subsystem consists of the following:

- a SmartComm DMA Controller
- an on-chip SRAM
- a set of peripheral interface modules with DMA controllable:
 - transmit (Tx)
 - receive (Rx)

The SmartComm DMA unit provides a front-line interrupt control and data movement interface. The Interface is on a separate peripheral bus to several on-chip peripheral functions or bus interfaces. This independant control of data movement leaves the G2 core free to concentrate on higher level activities, which increases overall system performance.





SmartComm DMA can control data movement on the following peripherals and interfaces:

- PCI bus
- ATA Controller
- Ethernet
- ISDN
- PSC
- I2C
- IrDA

SmartComm DMA can also do general purpose DMA. Most data transactions are between the peripheral/interface and SDRAM. However, data movement can be programmed to occur between any two memory mapped locations.

SmartComm can manage up to 16 simultaneously enabled DMA tasks, from up to 32 DMA requestors. Also included are the following, which can be used to do data operations as the data is transferred:

- A hardware logic unit
- A hardware CRC unit

SmartComm uses internal buffers to prefetch reads and post writes such that bursting is used whenever possible. This optimizes both internal and external bus activity.

The SmartComm DMA unit does data transfers by following pre-defined task loops. It stores and retrieves data to and from pre-defined data descriptors. The task loop and descriptor definitions are normally storred in the on-chip SRAM, but can also be stored in external SDRAM or other memory mapped storage locations.

FIFO interfaces are implemented between the DMA and each peripheral/interface. As FIFO's are filled or emptied, automatic requests are made to the DMA unit. Based on programmable water mark levels, the DMA unit moves data to and from the FIFO's. This method insures uninterrupted data movement at the given peripheral/interface rate.

A set of pre-defined task loops and descriptors are available from Motorola for each supported MGT5100 peripherals/interfaces. This includes a general purpose DMA function.

13.3 SmartComm DMA Registers—MBAR+0x1200

A register overview is provided in Section 3.4.2, SmartComm DMA Registers.

Hyperlinks to the SmartComm DMA registers are provided below:

- Task Bar (1200)—taskBar
- Current Pointer (1204)—currentPointer
- End Pointer (1208)—endPointer

- Initiator Priority (1240)—IPR4-7
- Initiator Priority (1244)—IPR8-11
- Initiator Priority (1248)—IPR12-15



- Variable Pointer (120C)—variablePointer
- Interrupt Vector, PTD Control (1210)—IntVect1/2, PtdCntrl
- Interrupt Pending (1214)—IntPend
- Interrupt Mask (1218)—IntMask
- Task Control (121C)—TCR0, TCR1
- Task Control (1220)—TCR2, TCR3
- Task Control (1224)—TCR4, TCR5
- Task Control (1200)—TCR6, TCR7
- Task Control (122C)—TCR8, TCR9
- Task Control (1200)—TCRA, TCRB
- Task Control (1234)—TCRC, TCRD
- Task Control (1238)—TCRE, TCRF
- Initiator Priority (123C)—IPR0-3

- Initiator Priority (124C)—IPR16-19
- Initiator Priority (1250)—IPR20-23
- Initiator Priority (1254)—IPR24-27
- Initiator Priority (1258)—IPR28-31
- Reserved Register 1 (125C)—res1
- Reserved Register 2 (1260)—res2
- Reserved Register 3 (1264)—res 3
- Reserved Register 4 (1268)—res4
- Reserved Register 5 (126C)—res
- Debug Module Comparator 1 (1270)—Value 1
- Debug Module Comparator 2 (1274)—Value 2
- Debug Modulator Control (1278)—Control
- Debug Module Status (127C)—Status

13.3.1 Task Bar (1200)—taskBar

Table 13-1. Task Bar (1200)—taskBar

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	11150 0	'									10	11	12	13	14	
R																
W		taskBar														
VV																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R																
W								ta	skBar							
VV																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:31	taskBar	Base address register for SmartComm tasks.

13.3.2 Current Pointer (1204)—currentPointer

Table 13-2. Current Pointer (1204)—currentPointer

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								curre	ntPoin	ter						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								curre	ntPoin	ter						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:31	currentPointer	Pointer to current task instruction (LCD or DRD).

13.3.3 End Pointer (1208)—endPointer

Table 13-3. End Pointer (1208)—endPointer

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								enc	Pointe	ır						
W								Cit	ii Oiiito	'1						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								onc	Pointe	r						
W								GIIC	ir Oirite	; I						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:31	endPointer	Pointer to last instruction of current task.

13.3.4 Variable Pointer (120C)—variable Pointer

Table 13-4. Variable Pointer (120C)—variablePointer

						_										
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								voriol	olePoir	otor						
W								variai	Jieroli	itei						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								اماسمير	ala Dain	.4						
W								variai	olePoir	itei						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:31	variablePointer	Pointer to current task's variable table.

13.3.5 Interrupt Vector, PTD Control (1210)—IntVect1/2, PtdCntrl

Table 13-5. Interrupt Vector, PTD Control (1210)—IntVect1/2, PtdCntrl

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			Int\/	oct1 (r	oot use	۱۹)					Int	Vect2 ('not us	od)		
W		IntVect1 (not used)									1110	V GCIZ (, HOL US	eu)		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R							Р	tdCntr	l (not i	ised)						
W	PtdCntrl (not used)															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	IntVect1	Interrupt Vector 1 (not used in MGT5100)
8:15	IntVect2	Interrupt Vector 2 (not used in MGT5100)
16:31	PtdCntrl	PTD Control register (not used)

13.3.6 Interrupt Pending (1214)—IntPend

Table 13-6. Interrupt Pending (1214)—IntPend

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	11130 0								tPend		10	- ' '	12	10		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								In	tPend							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name			Description	
0:31	IntPend	Interrupt Pending			

13.3.7 Interrupt Mask (1218)—IntMask

Table 13-7. Interrupt Mask (1218)—IntMask

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								l.a	4N / a a l c							
W								III	tMask							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
•																
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								ما	+N Annix							
W								III	tMask							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	Bit	Name	Description
Ī	0:31	IntMask	Interrupt Mask



13.3.8 Task Control 0, 1 (121C)—TCR0, TCR1

Table 13-8. Task Control (121C)—TCR0, TCR1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								7	CR0							
W									OILO							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								-	CR1							
W									0.01							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description		
0:15	TCR0	Task control register for task 0.	A	
16:31	TCR1	Task control register for task 1.		

13.3.9 Task Control 2, 3 (1220)—TCR2, TCR3

Table 13-9. Task Control (1220)—TCR2, TCR3

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								7	TCR2							
W									OIL							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								-	CR3							
W	- TCR3															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:15	TCR2	Task control register for task 2.
16:31	TCR3	Task control register for task 3.

13.3.10 Task Control 4, 5 (1224)—TCR4, TCR5

Table 13-10. Task Control (1224)—TCR4, TCR5

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								7	CR4							
W								'	CK4							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								T	CR5							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:15	TCR4	Task control register for task 4.
16:31	TCR5	Task control register for task 5.

13.3.11 Task Control 6, 7 (1228)—TCR6, TCR7

Table 13-11. Task Control (1200)—TCR6, TCR7

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								7	CR6							
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
)				
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									CDZ							
W									CR7							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:15	TCR6	Task control register for task 6.
16:31	TCR7	Task control register for task 7.

13.3.12 Task Control 8, 9 (122C)—TCR8, TCR9

Table 13-12. Task Control (122C)—TCR8, TCR9

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	11150 0			<u> </u>	4	5	0		0	9	10	' ' '	12	13	14	
R								-	CR8							
W	i								CKo							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
KLSLI.	0_	0_	U	U	U	U	U	U	U	U	U	U	U	U	U	U
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								-	CDO							
W									CR9							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:15	TCR8	Task control register for task 8.
16:31	TCR9	Task control register for task 9.



13.3.13 Task Control A, B (1230)—TCRA, TCRB

Table 13-13. Task Control (1200)—TCRA, TCRB

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								Т	CRA							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Т	CRB							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description	
0:15	TCRA	Task control register for task 10.	
16:31	TCRB	Task control register for task 11.	

13.3.14 Task Control C, D (1234)—TCRC, TCRD

Table 13-14. Task Control (1234)—TCRC, TCRD

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								т	CRC							
W									OITO							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						•										
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								т	CRD							
W									OND							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:15	TCRC	Task control register for task 12.
16:31	TCRD	Task control register for task 13.

13.3.15 Task Control E, F (1238)—TCRE, TCRF

Table 13-15. Task Control (1238)—TCRE, TCRF

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								т	CRE							
W									CKE							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								٦	CRF							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:15	TCRE	Task control register for task 14.
16:31	TCRF	Task control register for task 15.

13.3.16 Initiator Priority 0-3 (123C)—IPR0-3

Table 13-16. Initiator Priority (123C)—IPR0-3

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				IPF	20							IP	R1			
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
												•				
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				IPF	2							ID	R3			
W				11. 1.	\ Ζ							11	110			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	IPR0	Initiator Prioity register for initator 0.
8:15	IPR1	Initiator Prioity register for initator 1.
16:23	IPR2	Initiator Prioity register for initator 2.
24:31	IPR3	Initiator Prioity register for initator 3.

13.3.17 Initiator Priority 4-7 (1240)—IPR4-7

Table 13-17. Initiator Priority (1240)—IPR4–7

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				IPF	R4							IP	R5			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	-			IPF									R7			
W				11. 1.	λO.							11	IXI			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit	Name	Description
0:7	IPR4	Initiator Prioity register for initator 4.



Bit	Name	Description
8:15	IPR5	Initiator Prioity register for initator 5.
16:23	IPR6	Initiator Prioity register for initator 6.
24:31	IPR7	Initiator Prioity register for initator 7.

13.3.18 Initiator Priority 8-11 (1244)—IPR8-11

Table 13-18. Initiator Priority (1244)—IPR8-11



Bit	Name	Description
0:7	IPR8	Initiator Prioity register for initator 8.
8:15	IPR9	Initiator Prioity register for initator 9.
16:23	IPR10	Initiator Prioity register for initator 10.
24:31	IPR11	Initiator Prioity register for initator 11.

13.3.19 Initiator Priority 12–15 (1248)—IPR12–15

Table 13-19. Initiator Priority (1248)—IPR12-15

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R W				IPR	12				IPR13								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R				IPR	1.1							IDI	R15				
W				IPK	14							IPI	CID				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:7	IPR12	Initiator Prioity register for initator 12.
8:15	IPR13	Initiator Prioity register for initator 13.
16:23	IPR14	Initiator Prioity register for initator 14.
24:31	IPR15	Initiator Prioity register for initator 15.





13.3.20 Initiator Priority 16-19 (124C)—IPR16-19

Table 13-20. Initiator Priority (124C)—IPR16-19

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				IPR	16							IPF	R17			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W				IPR	18							IPF	R19			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	IPR16	Initiator Prioity register for initator 16.
8:15	IPR17	Initiator Prioity register for initator 17.
16:23	IPR18	Initiator Prioity register for initator 18.
24:31	IPR19	Initiator Prioity register for initator 19.

13.3.21 Initiator Priority 20–23 (1250)—IPR20–23

Table 13-21. Initiator Priority (1250)—IPR20–23

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R W				IPR	20				IPR21								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
		.,		10						20						01100	
R				IPR	22							IPF	R23				
W				11 13								" '	120				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:7	IPR20	Initiator Prioity register for initator 20.
8:15	IPR21	Initiator Prioity register for initator 21.
16:23	IPR22	Initiator Prioity register for initator 22.
24:31	IPR23	Initiator Prioity register for initator 23.



13.3.22 Initiator Priority 24–27 (1254)—IPR24–27

Table 13-22. Initiator Priority (1254)—IPR24-27

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				IPR	24							IDE	R25			
W				IFIX	2 4							IF	125			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				IPR	26							IDE	R27			
W				IFIX	20							IF	\Z1			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	IPR24	Initiator Prioity register for initator 24.
8:15	IPR25	Initiator Prioity register for initator 25.
16:23	IPR26	Initiator Prioity register for initator 26.
24:31	IPR27	Initiator Prioity register for initator 27.

13.3.23 Initiator Priority 28–31 (1258)—IPR28–31

Table 13-23. Initiator Priority (1258)—IPR28-31

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R				IPR	28				IPR29									
W																		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R				IDD	20							IDI	224					
W				IPR	30							IPI	R31					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit	Name	Description
0:7	IPR28	Initiator Prioity register for initator 28.
8:15	IPR29	Initiator Prioity register for initator 29.
16:23	IPR30	Initiator Prioity register for initator 30.
24:31	IPR31	Initiator Prioity register for initator 31.



13.3.24 Reserved Register 1 (125C)—res1

Table 13-24. Reserved Register 1 (125C)—res1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W									res1							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	40	47	40	40	00	0.4	00	00	0.4	0.5	00	0.7	00	00	•	04 1-1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									raa1							
W									res1							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:31	res1	Reserved

13.3.25 Reserved Register 2 (1260)—res2

Table 13-25. Reserved Register 2 (1260)—res2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R									res2							
W									1632							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						•	4									
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									res2							
W									1692							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:31	res2	Reserved

13.3.26 Reserved Register 3 (1264)—res 3

Table 13-26. Reserved Register 3 (1264)—res3

_	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R									res3							
W									1630							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									res3							
W									.000							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:31	res3	Reserved

13.3.27 Reserved Register 4 (1268)—res4

Table 13-27. Reserved Register 4 (1268)—res4

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R									res4							
W									1694							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																7
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									res4							
W									1004							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:31	res4	Reserved

13.3.28 Reserved Register 5 (126C)—res5

Table 13-28. Reserved Register 5 (126C)—res5

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R									res5							
W									1630							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					t V											
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									res5							
W									1630							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:31	res5	Reserved





13.3.29 Debug Module Comparator 1 (1270)—Value1

Table 13-29. Debug Module Comparator 1 (1270)—Value1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								V	alue1							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W									alue1							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:31	Value1	Debug Module Comparator 1 Value.

13.3.30 Debug Module Comparator 2 (1274)—Value 2

Table 13-30. Debug Module Comparator 2 (1274)—Value 2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								\/	'alua?							
W	Value2															
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						•	4									
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Value2															
W	1							V	aiuez							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:31	Value2	Debug Module Comparator 2 Value.

13.3.31 Debug Modulator Control (1278)—Control

Table 13-31. Debug Modulator Control (1278)—Control

•	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								C	ontrol							
W								Ŭ	0111101							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R	Control															
W								O	Ontio							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:31	Control	Debug Module Control.

13.3.32 Debug Module Status (127C)—Status

Table 13-32. Debug Module Status (127C)—Status

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								S	Status							
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	40	47	40	40	20	04	00	00	0.4	05	00	0.7	20	200	20	24 lab
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								S	Status							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

ı	Bit	Name		Description
0	:31	Status	Debug Module Status.	

13.4 On-Chip SRAM

MGT5100 contains 8KBytes of on-chip SRAM. This memory is directly accessable by the SmartComm DMA unit. It is used primarily as storage for task table and buffer descriptors used by SmartComm DMA to move peripheral data to and from SDRAM or other locations. These descriptors must be downloaded to the SRAM at boot.

This SRAM resides in the MGT5100 internal register space and is also accessable by the processor core. As such it can be used for other purposes, such as scratch pad storage. The 8Kbyte SRAM starts at location MBAR + 0x4000.

13.5 SmartComm Timer Registers (SCTMR)—MBAR+0x0400

Table 13-33. SCTMR Register/Address—MBAR+0x0400

Address	Register Name	Description	Reset Value	
0x0000	STA	SmartComm Timer Status Register		
0x0000- 0x000C	_	reserved		
0x0010	TMR1PTC	Timer 1 Prescale and Termination Count Register		
0x0014	TMR1CTR	Timer 1 Control and Enable Register		
0x0018	TMR1STA	Timer 1 Force and Status Register		
0x001C	TMR1INFO	Timer 1 Info Register		
NOTE: Timers 2–7 are similar on address offsets 0x0020–0x007C				





13.6 I²C SmartComm Task Specification

The MGT5100 has two identical I²C Controllers. Each controller is configured to work in master mode only. SmartComm does the data Tx/Rx transaction. Both Tx and Rx procedures are combined in a single task. Since the 2 controllers have the same hardware features and both work in master mode only, the SmartComm tasks for each I²C Controller are identical, but each has a separate task.

The MGT5100 I²C SmartComm task works in a manner similar to the MPC8xx CPM.

13.7 Buffer Descriptor (BD) Registers——MBAR+0x0400

The Buffer Descriptor is the programming interface between the I²C driver and the Smart-Comm task. The I²C driver should set up the BD ring appropriately, then start the Smart-Comm task for every packet read or write. Each I²C Controller task uses a single BD ring. For example, Rx BD and Tx BD are mixed in a single ring, for transmit and receive.

Hyperlinks to the BD registers are provided below:

• Receive BD Register (04xx)

Transmit BD Register (04xx)

13.7.1 Receive BD Register (04xx)

Table 13-34 shows the Receive BD Register definitions.

4 5 8 msb 0 1 2 11 12 13 14 15 lsb CL OV L ı W Ε R W RESET: 0 0 n n n 0 n n n O 0 0 n 0 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 lsb Data Length R W RESET: 0 0 0 0 0 n O 0 n n O n 0 n n msb 0 2 3 4 6 7 8 10 11 12 13 14 15 lsb Rx Data Buffer Pointer A [0:15] R W RESET: 0 0 n 0 0 0 0 0 n n O n 0 0 n 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 lsb Rx Data Buffer Pointer A [16:31] R W

Table 13-34. Receive BD Register (04xx)

RESET:

0



Bit Name	Description
E	Empty 0=The data buffer associated with this Rx BD is filled with Rx data or data reception is aborted due to an error condition. The I ² C driver is free to examine or write to any Rx BD fields. The SmartComm task does not use this BD as long as the Ebit is 0.
	1=The data buffer associated with this Rx BD is empty or reception is currently in progress. This BD and its associated Rx buffer are owned by the SmartComm task. Once the Ebit is set, the I ² C driver must not write any fields of this Rx BD.
W	Wrap—Final Buffer Descriptor in the BD ring. 0 = This is not the last BD in the ring. 1 = This is the last BD in the ring.
I	Interrupt 0=No interrupt is generated after this buffer is filled, except if an error occurs. 1=An interrupt is generated to the I ² C driver. The I ² C driver ISR is expecting an interrupt when this buffer is serviced by the SmartComm task, (reception of data is finished or an error is detected).
L	Last—This buffer contains the last character of the packet, set by the I ² C driver. But for Rx BD, a STOP condition is generated regardless of the bit value.
OV	Overrun—An Rx overrun occurred during reception, set by SmartComm. Since the I ² C Controller works in master mode only, the overrun never occurs.
CL	Collision—Collision or Arbitration Lost, Collision error occurred in the Rx process, set by SmartComm.
DATA LENGTH	Before SmartComm processes this BD, the I ² C driver should set this field to specify the number of bytes to be read. When SmartComm closes this BD due to a transaction completion or an error, Smart-Comm sets this field to indicate the number of bytes that SmartComm read from the slave, or the number of bytes that SmartComm tried to read, but an error occurs at the last byte. For example, if the I ² C driver wants to read a 10Byte packet, it should set this field to 10 before starting the SmartComm task. If SmartComm successfully received all 10Bytes, it would set this to 10. If SmartComm received 4Bytes successfully, when SmartComm tries to read the fifth byte and an error occurs, the field would be set to 5.
RX DATA BUFFER POINTER	Pointer to first location of associated data buffer.





13.7.2 Transmit BD Register (04xx)

Table 13-35 shows the Transmit BD definitions.

Table 13-35. Transmit BD Register (04xx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	CL	UN	NAK								S	L	I	W		R
W																
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Data	a Leng	th						
W																
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R						Т	x Data	Buffe	r Point	er A [0	:15]					
W																
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R Tx Data Buffe				Buffer	Pointe	er A [16	3:31]									
W																
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit Name	Description
R	Ready
	0=The data buffer associated with this BD is not ready for transmission. I ² C driver is free to manipulate this BD or its associated data buffer. The SmartComm task clears this bit after the buffer is transmitted or after an error occurs.
	1=The data buffer, which I ² C driver prepared for transmission, is not yet transmitted or is currently being transmitted. BD fields cannot be changed once this bit is set.
W	Wrap—Final Buffer Descriptor in BD ring.
	0=This is not the last BD in the ring.
	1=This is the last BD in the ring.
I	Interrupt
	0=No interrupt is generated after this buffer is serviced, except if an error occurs. 1=An interrupt is generated to the I ² C driver. The I ² C driver ISR is expecting an interrupt when this buffer is serviced by the SmartComm task, (data transmission is finished or an error is detected).
L	Last
	0=This buffer does not contain the last character of the message.
	1=This buffer contains the last character of the message. STOP condition is generated.
S	Transmit Start Condition
	0=A start condition is not transmitted before the first byte of the buffer, unless it is the first byte of a frame.
	1=A start condition is transmitted before the first byte of the buffer.



Bit Name	Description
NAK	Not Acknowledged—Transmission aborted because last transmitted byte was not acknowledged. Set by SmartComm.
UN	Underrun—I ² C encountered a transmitter underrun condition while transmitting the associated data buffer, set by SmartComm. Since the I ² C Controller works in master mode only, the underrun never occurs.
CL	Collision—Collision or Arbitration Lost, transmission aborted because transmitter was lost while arbitrating for the bus. Set by SmartComm.
DATA LENGTH	Before SmartComm processes this BD, the I ² C driver should set this field to specify the number of bytes to be read.
	When SmartComm closes this BD due to a transaction completion or an error, Smart-Comm sets this field to indicate the number of bytes that SmartComm transmitted to the slave, or the number of bytes that SmartComm tried to transmit, but an error occurs at the last byte.
	For example, if the I ² C driver wants to transmit a 10 Byte packet, it should set this field to 10 before starting the SmartComm task. If SmartComm successfully transmitted all 10 Bytes, it would set this to 10. If SmartComm transmitted 4 Bytes successfully, when SmartComm tries to transmit the fifth byte and an error occurs, the field would be set to 5.
TX DATA BUFFER POINTER	Pointer to first location of associated data buffer.

13.8 Parameter Area

Each I²C SmartComm task consumes 4 long-words in SRAM for Parameter Area. The Parameter Area is intended for specifying parameters such as the BD ring base address used by SmartComm.

The I²C driver must initialize the Parameter Area before any data transfer. Once initialized, Parameter Area values don't usually need to be accessed by software. The sdma.h file definitions I2C1_PARAM_BASE and I2C2_PARAM_BASE, specify the SRAM Parameter Area location of each I²C Controller.

NOTE: File sdma.h definitions (I2C1_PARAM_BASE and I2C2_PARAM_BASE) should be adjusted according to overall SRAM use.

Table 13-36 shows Parameter Area definitions.

Table 13-36. Parameter Area

Address	Parameter Name	Description	Reset Value
0x00	BD_BASE	Base address of BD ring.	_
0x04	BD_NEXT	Address of next BD to be processed, must be initialized to BD_BASE.	_
0x08	_	SmartComm task internal use, initialize to 0.	_
0x0c	_	SmartComm task internal use, initialize to 0.	_





13.9 Task Running Mechanism

The I^2C SmartComm uses the I^2C Controller interrupt as an initiator to control task timing. Each I^2C Controller interrupt must be routed to its Tx requestor at SmartDMA. The C driver need not provide ISR for I^2C interrupt. However, the C driver must provide ISR for the interrupt generated by a SmartComm task.

Before any I²C data transfer, the I²C driver must first initialize the SRAM Parameter Area with appropriate values. To transmit or receive a packet, the I²C driver should prepare one or more BDs, then start the SmartComm task. The I²C driver can start a SmartComm task using the sdma.h file definition SDMA_TASK_ENABLE.

Since an I²C task uses a single BD ring, a means must be found to determine whether a BD is an Rx or Tx BD. Here we take the advantage of the nature of the I²C protocol. The slave device address byte, which is always the first byte in a Tx buffer, uses bit 0 to indicate the data transfer direction.

If a Tx BD requires a START condition and bit 0 of the first byte in the buffer associated with this BD is 1, the BD next to this Tx BD is treated as an Rx BD. Only **one** Rx BD should be used in a read transaction. Therefore, the BD next to an Rx BD must be a Tx BD.

The I²C SmartComm task supports write transactions described by one or more Tx BDs. However, the I²C task supports only read operations described by:

- 2 BDs for the slave device that doesn't contain internal addresses, or
- 3 BDs for the slave device that contains an internal address.

For more information, see Section 16.13.3.1.2 of the "MPC823 Reference Manual".

Once the I²C task is started, it begins BD processing from the BD specified by BD_NEXT. The task generates a START condition for the BD that has the S bit set. The START condition is generated regardless of the S bit value.

- For each Tx BD, the I²C task tries to write all the bytes contained in the buffer associated with the current BD. If the previous Tx BD is for transmitting a read transaction slave address, SmartComm regards the current BD as an Rx BD.
- After a Tx BD is processed, SmartComm generates a STOP condition based on the L bit values.
- For each Rx BD, the SmartComm reverses the data transfer direction (from FIFO to SDRAM) and tries to read the number of bytes specified in the data length BD field and store it in the buffer associated with the current BD.
- After an Rx BD is processed, SmartComm generates a STOP condition regardless of the L bit value.
- Finally, SmartComm issues a processor interrupt if the current (Tx or Rx) BD I bit is set.





Every time the task processes a Tx or Rx BD, it updates BD_NEXT. Before SmartComm closes the BD due to completion of transaction or an error, it updates the Tx and Rx BD DATA I ENGTH field and sets:

- Tx BD R bit = 0
- Rx BD E bit = 0

After a successful read or write transaction, SmartComm task checks to see if another BD is ready to be sent.

If an error occurs during a transaction, SmartComm generates a STOP condition and interrupt, regardless of I bit and L bit values, and stops BD processing. The NAK, CL, UL and OV bits are also set appropriately. The I²C driver should then:

- remove all BDs associated with the transaction in error
- notify the user about this error

The I²C driver may check for the reasons behind the error and re-initiate the transaction.

13.10 Recommended BD Settings

For the read operation described by 2 BDs for a slave device that does not contain internal addresses, the recommended BD settings are:

- For Tx BD:
 - set R bit = 1
 - set DATA LENGTH = 1
- For Rx BD:
 - set E, L, and I bits = 1
 - set DATA LENGTH to number of bytes to be read

The W bit setting depends on the current BD position in the BD ring.

For the read operation described by 3 BDs for a slave device that contains an internal address, the recommended BD settings are:

- For first Tx BD:
 - set R bit = 1
 - set DATA_LENGTH to B+1 (where B is length of internal address)
- For second Tx BD:
 - set R and S bits = 1
 - set DATA_LENGTH = 1;
- For Rx BD:
 - set E, L, and I bits = 1
 - set DATA_LENGTH to number of bytes to be read.





The W bit setting depends on the current BD position in the BD ring.

For the write operation, the following settings apply:

- For first BD, set R bit = 1
- For last BD, set L and I bits = 1





SECTION 14 FAST ETHERNET CONTROLLER (FEC)

14.1 Overview

The following sections are contained in this document:

- Modes of Operation
- I/O Signal Overview
- FEC Memory Map and Registers
- FEC Registers—MBAR + 0x3000
- Initialization Sequence
- Resets
- Interrupts

The Fast Ethernet Controller (FEC) is a reuseable, retargetable (soft IP), 10/100 Ethernet Multiply-and-Accumulate (MAC) unit. The FEC supports 10/100Mbps Ethernet/802.3 networks. The full FEC (magenta interface) was designed for single MAC applications.

The FEC-Lite version can be used in multiport switch applications or in an architecture with a central DMA for multiple peripherals. FEC-Lite provides the following interface lines:

- IPI slave—sky blue
- FIFO—forest green
- interrupt—indigo
- global—green
- test-tan

Motorola recommends FEC-Lite be used with the IES SmartComm FIFO Controller. Figure 14-1 shows an FEC-Lite block diagram.

The FEC supports several standard MAC-PHY interfaces for connecting to an external Ethernet transceiver. These include:

- the 10/100 Mbps Media-Independent Interface (MII).
- the 10Mbps-only 7-Wire interface, which uses a subset of the MII pins.
- (proposed)—the Serial MII (SMII), which provides MII functionality using a reduced pin count; 6 pins instead of 18.

Since many Motorola customers have implemented Ethernet drivers for the 860T device, Motorola recommends a similar descriptor architecture be used. However, if the Ethernet driver is being developed from the outset, other descriptor architectures may prove to be more efficient.






Figure 14-1. Block Diagram—FEC



14.1.1 Features

The FEC incorporates several features/design goals that are key to its use:

- IP interfaces (compliant with version 2 of the SOCDT MSRS)
- Support for different Ethernet physical interfaces:
 - 100-Mbps EEE 802.3 MII
 - 10-Mbps EEE 802.3 MII
 - 10-Mbps 7Wire interface (industry standard)
- IEEE 802.3 full-duplex flow control
- Programmable max frame length supports IEEE 802.1 VLAN tags and priority
- Support for full-duplex operation (200-Mbps throughput) with a minimum system clock rate of 50 MHz.
- Support for half-duplex operation (100-Mbps throughput) with a minimum system clock rate of 25 MHz.
- Retransmission from transmit FIFO following a collision (no processor bus utilization).
- Automatic internal flushing of the Rx FIFO for runts (collision fragments) and address recognition rejects (no processor bus utilization).
- Address recognition
 - Frames with broadcast address may be always accepted or always rejected
 - Exact match for single 48-bit individual (unicast) address
 - Hash (64-bit hash) check of individual (unicast) addresses
 - Hash (64-bit hash) check of group (multicast) addresses
 - Promiscuous mode

14.2 Modes of Operation

The primary operational modes are described in this section.

14.2.1 Full- and Half-Duplex Operation

This is determined by the X_CNTRL register FDEN bit. Full-duplex mode is intended for use on point to point links between switches or end node to switch. Half-duplex mode is used in connections between an end node and a repeater or between repeaters.

Full-duplex flow control is an option that may be enabled in full-duplex mode.

14.2.2 10 Mbps and 100 Mbps MII Interface Operation

The MAC-PHY interface operates in MII mode by asserting the R_CNTRL register MII_MODE bit. MII is the media independent interface defined by the 802.3 standard for 10/100-Mbps operation.



Speed of operation is determined by the TX_CLK and RX_CLK pins, which are driven by the transceiver. The transceiver either auto-negotiates the speed or it may be controlled by software using the serial management interface (MDC/MDIO pins) to the transceiver.

14.2.3 10Mbps 7Wire Interface Operation

If the external transceiver supports 10 Mbps only and uses a 7Wire style interface then deassert the R_CNTRL register MII_MODE bit. This style of interface is not defined by the 802.3 standard, but instead is an industry standard.

14.2.4 Address Recognition Options

The options supported are promiscuous, broadcast reject, individual address hash or exact match and multicast hash match.

14.2.5 Internal Loopback

Internal loopback mode is selected using the R_CNTRL register LOOP bit. In addition, the X_TEST register SLOT and COLL bits are intended for use with internal loopback.

14.3 I/O Signal Overview

This section defines the FEC-to-chip pin I/O. This corresponds to the IPI purple line. However, the ipp_ prefix has not been added to the FEC signal names.

The FEC network interface supports multiple options. One is the MII option that requires 18 I/O pins and supports both data and an out-of-band serial management interface to the PHY (transceiver) device. The MII option supports both 10 and 100 Mbps Ethernet rates. The second is referred to as the 7Wire interface and supports only 10-Mbps Ethernet data. The 7Wire interface uses a subset of the MII signals.

Table 14-1 shows the network interface signals and lists 18 signals, all of which are used for the 10/100 MII interface.

NOTE: The MDIO pin is bidirectional and corresponds to the FEC block MDI, MDO and MDIO pins. The 7Wire interface option uses a subset of these signals.

Table 14-1. Signal Properties

Signal Name	Chip Pin	Function	Reset State
tx_en	ETH0	MII—transmit data valid output 7 Wire—transmit data valid output SMII—SMII_SYNC output	0
tdata[0]	ETH1	MII—transmit data bit 0 output 7Wire—transmit data output SMII—transmit data/control output	



Table 14-1. Signal Properties (continued)

Signal Name	Chip Pin	Function	Reset State
tdata[1]	ETH2	MII—transmit data bit 1 output	
tdata[2]	ETH3	MII—transmit data bit 2 output	
tdata[3]	ETH4	MII—transmit data bit 3 output	
tx_er	ETH5	MII—transmit error output	0
mdc	ETH6	MII—management clock output SMII—management clock output	0
mdi mdo md_en	ETH7	MII—management data bidirect SMII—management data bidirect	Hi-Z (input)
rx_dv	ETH8	MII—Rx data valid input 7Wire—rena input	
rx_clk	ETH9	MII—Rx clock input 7Wire—Rx clock input	
col	ETH10	MII—collision input 10 Mbps 7Wire—collision input	
tx_clk	ETH11	MII—transmit clock input 7Wire—transmit clock input SMII—SMII_CLK input	
rdata[0]	ETH12	MII—Rx data bit 0 input 7Wire—Rx data input SMII—Rx data/control input	
rdata[1]	ETH13	MII—Rx data bit 1 input	
rdata[2]	ETH14	MII—Rx data bit 2 input	
rdata[3]	ETH15	MII—Rx data bit 3 input	
rx_er	ETH16	MII—Rx error input	
crs	ETH17	MII—carrier sense input	

14.3.1 Detailed Signal Descriptions

14.3.1.1 MII Ethernet MAC-PHY Interface

This section gives a detailed description of the Media-Independent Interface (MII). An overview of the MII is presented followed by a description of the MII signals. Two different types of MII frames are described. A brief MII management function overview is given.

The MII interface has 18 signals. Tx and Rx functions require 7 signals each:

- 4 data signals
- 1 delimiter
- 1 error
- 1 clock



Media status is indicated by 2 signals:


- 1 signal indicates a carrier is present.
- 1 signal indicates a collision occurred.

Management interface is provided by 2 signals.

MII signals are described below.

Tx_CLK A continuous clock that provides a timing reference for Tx_EN, TxD,
and Tx_ER. The frequency of Tx_CLK is 25% of the transmit data
rate, ± 100 ppm. Duty cycle shall be 35%-65% inclusive.

Rx_CLK A continuous c	lock that provides a timing reference for Rx_DV, RxD,
and Rx_ER. Th	he frequency of Rx_CLK is 25% of the Rx data rate,
with a duty cyc	ele between 35% and 65%.



- TxD TxD[0:3] represent a nibble of data when Tx_EN is asserted and have no meaning when Tx_EN is de-asserted. Table 14-2 summarizes the permissible encoding of TxD.
- Tx_ER Assertion of this signal for one or more clock cycles while Tx_EN is asserted causes PHY to transmit one or more illegal symbols.

 Asserting Tx_ER has no affect when operating at 10 Mbps or when Tx_EN is de-asserted This signal transitions synchronously with respect to Tx_CLK.
- Rx_DV..... When this signal is asserted, PHY is indicating a valid nibble is present on the MII. This signal remains asserted from the first recovered nibble of the frame through the last nibble. Assertion of Rx_DV must start no later than the SFD, and exclude any EOF.
- RxD...... RxD[0:3] represents a nibble of data to be transferred from the PHY to the MAC when Rx_DV is asserted. A completely formed SFD must be passed across the MII. When Rx_DV is not asserted, RxD has no meaning. There is an exception to this which is explained later. Table 14-3 summarizes the permissible encoding of RXD.
- Rx_ER..... When Rx_ER and Rx_DV are asserted, the PHY has detected an error in the current frame.

 When Rx_DV is not asserted, Rx_ER shall have no affect. This signal transitions synchronously with Rx_CLK
- CRS...... Signal is asserted when Tx or Rx medium is not idle. If a collision occurs, CRS remains asserted through the duration of the collision. This signal is not required to transition synchronously with Tx_CLK or Rx_CLK.





COL..... Signal is asserted on a collision detection, and remains asserted while the collision persists. The signal behavior is not specified when in full-duplex mode. This signal is not required to transition synchronously with Tx_CLK or Rx_CLK.

MDC Signal provides a timing reference to the PHY for data transfers on the MDIO signal. MDC is aperiodic, and has no maximum high or low times. The minimum high and low times is 160 ns, with the minimum period being 400 ns.

MDIO..... Signal transfers control/status information between the PHY and MAC. It transitions synchronously to MDC. The MDIO pin is a bidirectional pin. The internal FEC signals that connect to this pad are: MDI (data in), MDO (data out), and MD_EN (direction control, high for output).

Table 14-2 lists the interpretation of possible encodings for Tx_EN and Tx_ER.

TXD Indication TX_EN TX_ER 0000 through 1111 Normal inter-frame 0 0 0000 through 1111 Reserved 0 1 Normal data transmission 0000 through 1111 0 0000 through 1111 1 1 Transmit error propagation

Table 14-2. MII: Valid Encoding of TxD, Tx EN and Tx ER

A false carrier condition occurs if PHY detects a bad start-of-stream delimiter. This condition signals MII by asserting Rx_ER and placing 1110 on RxD. Rx_DV must also be deasserted. Valid Rx_DV, Rx_ER and RxD[3:0] encodings are shown in Table 14-3.

RX_DV RX_ER **RXD** Indication 0000 through 1111 Normal inter-frame 0 0 0000 Normal inter-frame 0 0 1 0001 through 1101 Reserved 0 1 1110 **False Carrier** 0 1 1111 Reserved 1 0 0000 through 1111 Normal data reception 1 0000 through 1111 Data reception with errors

Table 14-3. MII: Valid Encoding of RxD, Rx_ER and Rx_DV

14.3.1.2 MII Management Frame Structure

A transceiver management frame transmitted on the MII management interface uses the MDIO and MDC pins. A transaction or frame on this serial interface has the following format:



Table 14-4. MMI Format Definitions

Name	Description
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Optional—consists of a sequence of 32 continuous logic 1's.
<st></st>	Start of frame—indicated by a <01> pattern.
<op></op>	Operation code:
	Read instruction is <10>
	Write instruction is <01>
<phyad></phyad>	A 5-bit field that lists up to 32 PHYs be addressed. The first address bit transmit-
	ted is the msb of the address.
<regad></regad>	A 5-bit field that lets 32 registers be addressed within each PHY. The first regis-
	ter bit transmitted is the msb of the address.
<ta></ta>	A 2-bit field that provides spacing between the register address field and the
	data field to avoid contention on the MDIO signal during a read operation.
<data></data>	Data field is 16 bits wide. Data bit 15 is first bit transmitted and received.
<idle></idle>	During idle condition, MDIO is in the high impedance state.

14.3.1.2.1 MII Management Register Set

The MII management register set located in the PHY may consist of a basic register set and an extended register set as defined in Table 14-5.

Table 14-5. MII Management Register Set

Register Address	Register Name	Basic/Extended
0	Control	В
1	Status	В
2:3	PHY Identifier	E
4	Auto-Negotiation Advertisement	E
5	AN Link Partner Ability	E
6	AN Expansion	E
7	AN Next Page Transmit	E
8:15	Reserved	E
16:31	Vendor Specific	Е

14.4 FEC Memory Map and Registers

The FEC uses a software model similar to that employed by the fast Ethernet function supported on the Motorola 8260 CPM FCC and in the FEC of the 860T. The FEC device is programmed by a combination of Control/Status Registers (CSRs) and SmartComm tasks. The CSRs are used for mode control, interrupts and to extract status information. SmartComm tasks are used to pass data buffers and related buffer or frame information between the hardware and software.





All access (via microprocessor and SmartComm) to and from the registers must be 32-bit accesses. There is no support for accesses other than 32-bit.

14.4.1 Top Level Module Memory Map

The FEC implementation requires a 512Byte memory map space. This is divided into two sections of 256Bytes each. The first is used for CSRs. The second contains event/statistic counters held in the MIB block. Table 14-6 defines the top level memory map.

Table 14-6. Module Memory Map

Address	Function			
000-1FF	Control/Status Registers			
200–3FF	MIB Block Counters, see Table 14-7			

14.4.2 MIB Block Counters Memory Map

Table 14-7 defines the MIB Counters memory map, which defines the MIB RAM space locations where hardware-maintained counters reside. These fall in the 200-3FF address offset range. Counters are divided into two groups.

- RMON counters—are included, which cover Ethernet Statistics counters defined in RFC 1757. In addition to Ethernet Statistics group counters, a counter is included to count truncated frames, as FEC only supports frame lengths up to 2047 Bytes. RMON counters are implemented independently for Tx and Rx, to ensure accurate network statistics when operating in full duplex mode.
- 2. IEEE counters—are included, which support the Mandatory and Recommended counter packages defined in Section 5 of ANSI/IEEE Standard 802.3 (1998 edition). FEC supports IEEE Basic Package objects, but does not require MIB block counters. In addition, some recommended package objects supported do not require MIB counters. Counters for Tx and Rx full duplex flow control frames are included.

Table 14-7. MIB Counters

Address	Mnemonic	Description
200	RMON_T_DROP	Count of frames not correctly counted
204	RMON_T_PACKETS	RMON Tx packet count
208	RMON_T_BC_PKT	RMON Tx Broadcast Packets
20C	RMON_T_MC_PKT	RMON Tx Multicast Packets
210	RMON_T_CRC_ALIGN	RMON Tx Packets with CRC/Align error
214	RMON_T_UNDERSIZE	RMON Tx Packets less than 64Bytes, good crc
218	RMON_T_OVERSIZE	RMON Tx Packets greater than MAX_FL bytes, good crc
21C	RMON_T_FRAG	RMON Tx Packets less than 64Bytes, bad crc
220	RMON_T_JAB	RMONTxPackets greater than MAX_FL bytes, badcrc
224	RMON_T_COL	RMON Tx collision count
228	RMON_T_P64	RMON Tx 64Byte packets





Address	Mnemonic	Description		
22C	RMON_T_P65TO127	RMON Tx 65 to 127 Byte packets		
230	RMON_T_P128TO255	RMON Tx 128 to 255Byte packets		
234	RMON_T_P256TO511	RMON Tx 256 to 511 Byte packets		
238	RMON_T_P512TO1023	RMON Tx 512 to 1023Byte packets		
23C	RMON_T_P1024TO2047	RMON Tx 1024 to 2047Byte packets		
240	RMON_T_P_GTE2048	RMON Tx packets with greater than 2048Bytes		
244	RMON_T_OCTETS	RMON Tx Octets		
248	IEEE_T_DROP	Count of frames not counted correctly		
24C	IEEE_T_FRAME_OK	Frames Transmitted OK		
250	IEEE_T_1COL	Frames Transmitted with Single Collision		
254	IEEE_T_MCOL	Frames Transmitted with Multiple Collisions		
258	IEEE_T_DEF	Frames Transmitted after Deferral Delay		
25c	IEEE_T_LCOL	Frames Transmitted with Late Collision		
260	IEEE_T_EXCOL	Frames Transmitted with Excessive Collisions		
264	IEEE_T_MACERR	Frames Transmitted with Tx FIFO Underrun		
268	IEEE_T_CSERR	Frames Transmitted with Carrier Sense Error		
26C	IEEE_T_SQE	Frames Transmitted with SQE Error		
270	T_FDXFC	Flow Control Pause frames transmitted		
274	IEEE_T_OCTETS_OK	Octet count for Frames Transmitted w/o Error		
278-27C	rsvd	Reserved		
280	RMON_R_DROP	Count of frames not counted correctly		
284	RMON_R_PACKETS	RMON Rx packet count		
288	RMON_R_BC_PKT	RMON Rx Broadcast Packets		
28C	RMON_R_MC_PKT	RMON Rx Multicast Packets		
290	RMON_R_CRC_ALIGN	RMON Rx Packets with CRC/Align error		
294	RMON_R_UNDERSIZE	RMON Rx Packets less than 64Bytes, good crc		
298	RMON_R_OVERSIZE	RMON Rx Packets greater than MAX_FL bytes, good crc		
29C	RMON_R_FRAG	RMON Rx Packets less than 64Bytes, bad crc		
2A0	RMON_R_JAB	RMONRxPackets greater than MAX_FL bytes, badcrc		
2A4	RMON_R_RESVD_0	_		
2A8	RMON_R_P64	RMON Rx 64Byte packets		
2AC	RMON_R_P65TO127	RMON Rx 65 to 127Byte packets		
2B0	RMON_R_P128TO255	RMON Rx 128 to 255 Byte packets		
0D 4	RMON_R_P256TO511	RMON Rx 256 to 511 Byte packets		
2B4	RMON_R_P512TO1023	RMON Rx 512 to 1023Byte packets		
2B4 2B8	RIVION_R_P312101023	Triviora trx 312 to 1020 byte packets		
	RMON_R_P1024TO2047	RMON Rx 1024 to 2047 Byte packets		
2B8				
2B8 2BC	RMON_R_P1024TO2047	RMON Rx 1024 to 2047 Byte packets		



Table 14-7. MIB Counters (continued)

Address	Mnemonic	Description
2CC	IEEE_R_FRAME_OK	Frames received OK
2D0	IEEE_R_CRC	Frames received with CRC error
2D4	IEEE_R_ALIGN	Frames received with alignment error
2D8	IEEE_R_MACERR	Rx FIFO overflow count
2DC	R_FDXFC	Flow Control Pause frames received
2E0	IEEE_R_OCTETS_OK	Octet count for frames received without error
2E4-2FC	rsvd	Reserved
300–3FF	rsvd	Reserved

14.5 FEC Registers—MBAR + 0x3000

FEC uses 21 32-bit registers. These registers are located at an offset from MBAR of 0x0300. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x3000 + register address

Hyperlinks to the FEC registers are provided below:

- FEC ID Register (3000)—FEC_ID, read-only
- Interrupt Event Register (3004)—IEVENT, R/W
- Interrupt Enable Register (3008)—IMASK
- Ethernet Control Register (3024)—ECNTRL, R/W
- MII Management Frame Register (3040)— MII DATA, R/W
- MII Speed Control Register (3044)— MII_SPEED, R/W
- MIB Control Register (3064)—MIB_CONTROL, R/W
- Receive Control Register (3084)—R_CNTRL, R/W
- Hash Register (3088)—R_HASH, read-only
- Rx Destination Address Low Register (309C)— R_DA_LOW, read-only
- Rx Destination Address High Register (30A0)— R DA HIGH, read-only


- Tx Control Register (30C4)—X_CNTRL, R/W
- Tx Status Register (30D0)—XMIT.X_STATUS, read-only
- Physical Address Low Register (30E4)— PADDR1
- Physical Address High Register (30E8)— PADDR2
- Opcode/Pause Duration Register (30EC)— OP PAUSE, R/W
- Descriptor Individual Address 1 Register (3118)—IADDR1
- Descriptor Individual Address 2 Register (311C)—IADDR2
- Descriptor Group Address 1 Register (3120)— GADDR1
- Descriptor Group Address 2 Register (3124)— GADDR2
- Tx FIFO Watermark Register (3144)— X_WMRK, R/W



14.5.1 FEC ID (3000)—FEC_ID

The read-only FEC ID register (FEC_ID) identifies the FEC block and revision.

Table 14-8. FEC ID Register (3000)—FEC_ID



Bits	Name	Description
0:15	FEC_ID	Value identifying the FEC.
		000 = Unique identifier for FEC
16:20	_	Reserved
21	DMA	DMA:FIFO two bits combined determine the interface used for passing data in/ out of the FEC on the system side. Possible values are shown below. 00 = IP bus forest green (MAC to FIFO) 01 = IP bus dark blue (FIFO to DMA) 10 = Undefined 11 = IP bus magenta (master)
22	FIFO	FIFO function included in the FEC. DMA:FIFO two bits combined determine the interface used for passing data in/out of the FEC on the system side. Possible values are shown below. 0 = FEC does not include a FIFO. 1 = FEC does include a FIFO (FIFO_ID register contains the FIFO revision).
24:31	FEC_REV	Value identifies the FEC revision. 00 = Initial revision

14.5.2 Interrupt Event (3004)—IEVENT

When an event occurs that sets a bit in the IEVENT register, an interrupt is generated if the corresponding bit in the interrupt enable register (IMASK) is also set. The IEVENT register bit is cleared if 1 is written to that bit position. A 0 write has no effect. A hardware reset clears this register.

These interrupts can be divided into operational interrupts, transceiver/network error interrupts, and internal error interrupts. Interrupts that may occur in normal operation are:

- GRA
- TFINT
- MII





Interrupts resulting from errors/problems detected in the network or transceiver are:

- HBERR
- BABR
- BABT
- LATE COL
- COL_RETRY_LIM

Interrupts resulting from internal errors are:

- XFIFO_UN
- XFIFO_ERROR
- RFIFO_ERROR

Some error interrupts are independently counted in the MIB block counters. Software may choose to mask these interrupts, since the errors are visible to network management via the MIB counters.

- HBERR IEEE T SQE
- BABR RMON_R_OVERSIZE (good crc), RMON_R_JAB (bad crc)
- BABT RMON_T_OVERSIZE (good crc), RMON_T_JAB (bad crc)
- LATE_COL IEEE_T_LCOL
- COL_RETRY_LIM IEEE_T_EXCOL
- XFIFO_UN IEEE_T_MACERR

Table 14-9. Interrupt Event Register (3004)—IEVENT

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	HBERR	BABR	BABT	GRA	TFINT	R	eserve	ed	MII	Rsvd	ATE_COL	COL_ TRY_LIM	XFIFO_UN	XFIFO_ ERROR	RFIFO_ ERROR	Rsvd
W	_ I		_		-						∖	RE	XF	× ш	ш	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Ra	served	ı						
W								110	361 760	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0	HBERR	Heartbeat Error— interrupt bit indicates HBC is set in the X_CNTRL register and COL input was not asserted within the Heartbeat window following a transmission.
1	BABR	Babbling Receive Error—bit indicates frame was received with a length in excess of R_CNTRL.MAX_FL bytes.



Bits	Name	Description
2	BABT	Babbling Transmit Error—bit indicates transmitted frame length exceeded R_CNTRL.MAX_FL bytes. This condition is usually caused by a frame that is too long being placed into the transmit data buffer(s).
		Truncation does not occur.
3	GRA	Graceful Stop Complete—interrupt bit is asserted for one of three reasons. 1 = A graceful stop initiated by setting X_CNTRL.GTS bit is complete. 2 = A graceful stop initiated by setting X_CNTRL.FC_PAUSE bit is complete. 3 = A graceful stop initiated by reception of a valid full duplex flow control
		"pause" frame is complete. Réfer to "Full Duplex Flow Control" section of the Ethernet Operation chapter.
		A "graceful stop" means the transmitter is put into a pause state after completion of the frame currently being transmitted.
4	_	Reserved
5	_	Reserved
6	_	Reserved
7	_	Reserved
8	MII	MII Interrupt—bit indicates MII completed the data transfer requested.
9	_	Reserved
10	LATE_COL	Bit indicates a collision occurred beyond the collision window (slot time) in half duplex mode. Frame is truncated with a bad crc. Remainder of frame is discarded.
11	COL_RETRY_LIM	Collision Retry Limit—bit indicates a collision occurred on each of 16 successive attempts to transmit the frame. The frame is discarded without being transmitted and transmission of the next frame begins. Only occurs in half-duplex mode.
12	XFIFO_UN	Transmit FIFO Underrun—bit indicates the transmit FIFO became empty before the complete frame was transmitted. A bad crc is appended to the frame fragment and remainder of frame is discarded.
13	XFIFO_ERROR	Transmit FIFO Error—indicates error occurred within the forest green version transmit FIFO. When XFIFO_ERROR bit is set, ECNTRL.ETHER_EN is cleared, halting FEC frame processing. When this occurs, software must ensure both the FIFO Controller and SmartComm are soft reset.
14	RFIFO_ERROR	Receive FIFO Error—indicates error occurred within the forest green version Rx FIFO. When RFIFO_ERROR bit is set, ECNTRL.ETHER_EN is cleared, halting FEC frame processing. When this occurs, software must ensure both the FIFO Controller and SmartComm are soft reset.
15:31	_	Reserved

14.5.3 Interrupt Enable (3008)—IMASK


The IMASK register provides control over the interrupt events allowed to generate an interrupt. All implemented bits in this CSR are R/\overline{W} . This register is cleared by a hardware reset. If corresponding bits in both the IEVENT and IMASK registers are set, the interrupt





is signalled to the CPU. The interrupt signal remains asserted until 1 is written to the IEVENT bit (write 1 to clear) or a 0 is written to the IMASK bit.

Table 14-10. Interrupt Enable Register (3008)—IMASK



Bits	Name	Description
0	HBEEN	Heartbeat Error Interrupt Enable
1	BREN	Babbling Receiver Interrupt Enable
2	BTEN	Babbling Transmitter Interrupt Enable
3	GRAEN	Graceful Stop Interrupt Enable
4	_	Reserved
5	_	Reserved
6	_	Reserved
7	_	Reserved
8	MIIEN	MII Interrupt Enable
9	EBERREN	Ethernet Controller Bus Error Enable
10	LCEN	Late Collision Enable
11	CRLEN	Late Collision Enable
12	XFUNEN	Transmit FIFO Underrun Enable
13	XFERREN	Transmit FIFO Error Enable
14	RFERREN	Receive FIFO Error Enable
15:31	_	Reserved

14.5.4 Ethernet Control (3024)—ECNTRL

The ECNTRL register is a read/write user register that can enable/disable the FEC. Some fields may be altered by hardware.

Table 14-11. Ethernet Control Register (3024)—ECNTRL

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TAG0	G1	TAG2	TAG3	Rsvd	STMD					Res	erved				
W	ΔT	TAG	ΤA	ΔT	RS	TES.					1100					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R														OE	EN I	_
						F	Reserv	ed							<u>مح</u> ا	SE.
W						·		-						FEC	ETHER	RESET
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:3	TAG[0:3]	This field allows programming and reading the TBUS tag bits. This field is used for debug/test only, and is implemented in two separate 4-bit registers. The "tags_in" register is written to when a sky blue write to this register takes place. This field (tags_in) resets to 1111. During a write cycle to any FEC register other than ECNTRL the tags_in value is driven onto the tbus data bus tag field. During a read cycle the tbus tag field bits is latched and saved in the "tags_out" register. When the ECNTRL register is read from the sky blue interface the value from "tags_out" shows in the TAG field.
4	_	Reserved
5	TESTMD	Test Mode—used for manufacturing test only. TESTMD resets to 0. This bit forces the bus controller to ignore all bus requests except the one from the SIF.
6:28	_	Reserved
20	FEC_OE	FEC Output Enable—an FEC module top-level output used for pin MUXing control in version FEC860T. It is a spare bit and has no affect on internal operation, but may be used for an external control function if needed.
30	ETHER_EN	Ethernet Enable—When this bit is set, FEC is enabled and Rx/Tx can occur. When bit is cleared, Rx stops immediately; Tx stops after a bad CRC is appended to any frame currently being transmitted. The buffer descriptor(s) for an aborted Tx frame is not updated following deassertion of ETHER_EN. When ETHER_EN is deasserted the DMA, buffer descriptor, FIFO control logic is reset, including buffer descriptor and FIFO
		pointers (FEC with magenta interface). The ETHER_EN bit is altered by hardware under the following conditions: • If ECNTRL.RESET is written to 1 by software, ETHER_EN is cleared. • If error conditions causing the IEVENT.EBERR, XFIFO_ERROR or RFIFO_ERROR bits to set occur ETHER_EN is cleared.



Bits	Name	Description
31	RESET	Ethernet Controller Reset—When this bit is set, the equivalent of a hardware reset is done, but it is local to the FEC. ETHER_EN is cleared and all other FEC registers take their reset values. Also, any Tx/Rx currently in progress is abruptly aborted. This bit is automatically cleared by hardware during the reset sequence. The reset sequence takes approximately 8 clock cycles after RESET is written with 1.

14.5.5 MII Management Frame (3040)—MII_DATA

The MII_DATA register is user accessable. This register does not reset to a defined value. The MII_DATA register is used to communicate with the attached MII compatible PHY device(s), providing read/write access to the MII registers.

Writing to the MII_DATA register causes a management frame to be sourced unless the MII_SPEED register has been programmed to 0. When writing to MII_DATA when MII_SPEED = 0, if the MII_SPEED register is then written to a non-zero value, an MII frame is generated with the data previously written to the MII_DATA register. This let MII_DATA and MII_SPEED be programmed in either order if MII_SPEED is currently 0.

Table 14-12. MII Management Frame Register (3040)—MII_DATA

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ST		0	OP PA				RA						TA		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W								Г	DATA							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:1	ST	Start of Frame Delimiter—bits must be programmed to 01 for a valid MII management frame.
2:3	OP	Operation Code—field must be programmed to 10 (read) or 01 (write) to generate a valid MII management frame.
		 A value of 11 causes a "read" frame operation. A value of 00 causes a "write" frame operation. However, these frames are not MII compliant.
4:8	PA	PHY Address—specifies 1 of up to 32 attached PHY devices.
9:13	RA	Register Address—specifies 1 of up to 32 registers within the specified PHY device.
14:15	TA	TurnAround—must be programmed to 10 to generate a valid MII management frame.
16:31	DATA	Management Frame Data—used for data written to or read from PHY register.



Fast Ethernet Controller (FEC)

To do a read or write operation, the MII management interface writes to the MII_DATA register. To generate a valid read or write management frame:

- the ST field must be written with a 01
- the OP field must be written with either:
 - 01 (management register write frame), or
 - 10 (management register read frame), and
- the TA field must be written with a 10

If other patterns are written to these fields, a frame is generated, but it does not comply to the IEEE 802.3 MII definition:

- OP field = 1x produces a "read" frame operation, while
- OP field = 0x produces a "write" frame operation.

To generate an IEEE 802.3 compliant MII management interface write frame (write to a PHY register), the user must write the following to the MII_DATA register:

{01 01 PHYAD REGAD 10 DATA}

Writing this pattern causes control logic to shift out the data in the MII_DATA register following a preamble generated by the control state machine. During this time, the MII_DATA register contents are altered as the contents are serially shifted, and is unpredictable if read by the user. When the write management frame operation is complete, the MII_DATAIO_COMPL interrupt is generated. At this time the MII_DATA register contents match the original value written.

To generate an MII Management Interface read frame (read a PHY register) the user must write the following to the MII DATA register (DATA field content is "don't care"):

{01 10 PHYAD REGAD 10 XXXX}

Writing this pattern causes control logic to shift out data in the MII_DATA register following a preamble generated by the control state machine. During this time, the MII_DATA register contents are altered as the contents are serially shifted, and is unpredictable if read by the user. When the read management frame operation is complete, the MII_DATAIO_COMPL interrupt is generated. At this time the MII_DATA register contents matches the original value written, except for the DATA field whose contents have been replaced by the value read from the PHY register.

If the MII_DATA register is written while frame generation is in progress, frame contents are altered. Software should use the MII_STATUS register and/or the MII_DATAIO_COMPL interrupt to avoid writing to the MII_DATA register while frame generation is in process.





14.5.6 MII Speed Control (3044)—MII_SPEED

The MII_SPEED register provides MII clock (MDC pin) frequency control. This allows dropping the MII management frame preamble and provides observability (intended for manufacturing test) of an internal counter used in generating an MDC clock signal.

Table 14-13. MII Speed Control Register (3044)—MII_SPEED

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								Re	served	I						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Reserved HI_SPEED											Rsvd			
W				11030	, vou				DIS_PRE			14111_01	LLD			Novu
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:23	_	Reserved
24	DIS_PREAMBLE	Asserting this bit causes preamble (32 1s) to not be prepended to the MII management frame. The MII standard allows the preamble to be dropped, if not required by the attached PHY device(s).
25:30	MII_SPEED	Controls the frequency of the MII management interface clock (MDC) relative to system clock. A 0 value in this field "turns off" the MDC and leaves it in low voltage state. Any non-zero value results in the MDC frequency of 1/ (MII_SPEED*2) of the system clock frequency.
		The MII_SPEED field must be programmed with a value to provide an MDC frequency of less than or equal to 2.5 MHz to be compliant with the IEEE MII characteristic. The MII_SPEED must be set to a non-zero value in order to source a read or write management frame. After the management frame is complete, the MII_SPEED register may optionally be set to 0 to turn off the MDC. The MDC generated has a 50% duty cycle except when MII_SPEED is changed during operation (change takes affect following either a rising or falling edge of MDC).
		If the system clock is 25MHz, programming this register to 0x0000_000A results in an MDC frequency of 25MHz * 1/10 = 2.5 MHz. Table 14-14 shows MII_SPEED optimum values as a function of the system clock frequency.
31	_	Reserved

Table 14-14. Programming Examples for MII_SPEED Register

System Clock Frequency	MII_SPEED (Field in Register)	MDC Frequency
25MHz	\$5	2.5MHz
33MHz	\$7	2.36MHz




Table 14-14. Programming Examples for MII_SPEED Register (continued)

System Clock Frequency	MII_SPEED (Field in Register)	MDC Frequency
40MHz	\$8	2.5MHz
50MHz	\$A	2.5MHz

14.5.7 MIB Control (3064)—MIB_CONTROL

The MIB_CONTROL register is a read/write register used to provide control of and to observe the state of the MIB block. This register is accessed by user software if there is a need to disable the MIB block operation. For example, to clear all MIB counters in RAM the user should disable the MIB block, clear all MIB RAM locations, then enable the MIB block. The MIB_DISABLE bit is reset to 1.

Table 14-15. MIB Control Register (3064)—MIB_CONTROL



Bits	Name Description								
0	MIB_DISABLE	A read/write control bit. If set, MIB logic halts and MIB counters do not update.							
1	MIB_IDLE	A read-only status bit. If set, MIB block is not currently updating MIB counters.							
2:31	_	Reserved							

14.5.8 Receive Control (3084)—R_CNTRL

The R_CNTRL register is user programmable. It controls the operational mode of the receive block and should be written only when ETHER_EN = 0 (initialization time).

Table 14-16. Receive Control Register (3084)—R_CNTRL

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Reserved					MAX_FL										
W]	Reserveu									IVI/A/_I	_				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R					Rese	rved					FCE	REJ	MO	10DE	DRT	LOOP
W					11000	ivod					102	BC	PR	M	Ditti	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:4	_	Reserved
5:15	MAX_FL	Maximum Frame Length—User R/W field. Resets to decimal 1518. Length is measured starting at DA and includes CRC at End Of Frame (EOF). Tx frames longer than MAX_FL causes the BABT interrupt to occur. Rx Frames longer than MAX_FL causes BABR interrupt to occur and sets the EOF buffer descriptor LG bit. The recommended user programmed default value is 1518, or if VLAN Tags are supported, 1522.
16:25	·—	Reserved
26	FCE	Flow Control Enable—If asserted, the receiver detects PAUSE frames. On PAUSE frame detection, transmitter stops transmitting data frames for a given duration.
27	BC_REJ	Broadcast frame reject—If asserted, frames with DA (destination address) = FFFF_FFFF are rejected, unless PROM bit is set. If both BC_REJ and PROM = 1, frames with broadcast DA are accepted and M (MISS) bit is set in the Rx buffer descriptor.
28	PROM	Promiscuous mode—All frames are accepted regardless of address matching.
29	MII_MODE	Selects external interface mode—controls the interface mode for Tx/Rx blocks. • Setting bit to 1 selects MII mode. • Setting bit to 0 selects 7 wire mode (used only for serial 10 Mbps).
30	DRT	Disable Receive on Transmit 0 = Rx path operates independently of Tx (use for full duplex or to monitor Tx activity in half-duplex mode). 1 = Disable frames reception while transmitting (normally used for half-duplex mode).
31	LOOP	Internal Loopback—If set, transmitted frames are looped back internal to the device and transmit output signals are not asserted. System clock is substituted for TX_CLK when LOOP is asserted. DRT must be set to 0 when asserting LOOP.

14.5.9 Hash (3088)—R_HASH


The read-only R_HASH register provides address recognition information from the Rx block about the frame currently being received. This register is read by the Microcontroller.





These bits provide the Microcontroller with information used in the address recognition subroutine.

Table 14-17. Hash Register (3088)—R_HASH



Bits	Name	Description
0	FCEDC	This is a read-only view of the R_CNTRL register FCE bit.
1	MULTICAST	Set if current Rx frame contained a multi-cast destination address, indicating DA lsb was set. Cleared if current Rx frame does not correspond to a multi-cast address.
2:7	HASH	Corresponds to "hash" value of current Rx frame's destination address. Hash value is a 6-bit field extracted from least significant portion of CRC register.
8:31	_	Reserved

14.5.10 Rx Destination Address Low (309C)—R_DA_LOW

The R_DA_LOW register is written by receive logic and is read-only from the T-bus. The R_DA_LOW register contains the lower 32bits (first 4Bytes) of the 48-bit destination address field of the current receive frame. Byte0 is the first byte transmitted on the network at the start of the frame. This register is used by the internal address recognition logic. This register is not reset.

Table 14-18. Rx Destination Address Low Register (309C)—R_DA_LOW

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								R_D	A_LO\	N						
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								R_D	A_LO\	Ν						
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	Bits	Name	Description
Ī	0:31	R_DA_LOW	Bytes 0(bits 31:24), 1 (bits 23:16), 2 (bits 15:8) and 3 (bits 7:0) of the 6-Byte
			destination address. These are the first 4Bytes of the receive frame.

14.5.11 Rx Destination Address High (30A0)—R_DA_HIGH

The R_DA_HIGH register is written by the receive logic and is read-only from the T-bus. The R_DA_HIGH register contains Bytes 4 and 5 of the 6-Byte destination address of the current receive frame. This register is used by the internal address recognition logic. Byte 0 is the first byte transmitted on the network at the start of the frame. This register is not reset.

Table 14-19. Rx Destination Address High Register (30A0)—R_DA_HIGH

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								R D	A_HIG	:H						
W								11_0	/_i iiC	,,,						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Po	served	ı						
W								110	Servec	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:15	R_DA_HIGH	Bytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-Byte destination address.
16:31	_	Reserved

14.5.12 Tx Control (30C4)—X_CNTRL

This register is read/write and is written to configure the transmit block. This register is cleared at system reset. Bits 29:30 should be modified only when ETHER_EN = 0.

Table 14-20. Tx Control Register (30C4)—X_CNTRL

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								Re	served	l						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R					Re	eserve	ed					RFC_PAUSE	TFC_PAUSE	FDEN	НВС	GTS
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description
0:26	_	Reserved
27	RFC_PAUSE	This read-only status bit is asserted when a full duplex flow control pause frame is received. The transmitter is paused for the duration defined in this pause frame. Bit automatically clears when the pause duration is complete.
28	TFC_PAUSE	Assert to transmit a PAUSE frame. When this bit is set, MAC stops transmission of data frames after the current transmission is complete. At this time, the INTR_EVENT register GRA interrupt is asserted. With transmission of data frames stopped, MAC transmits a MAC Control PAUSE frame. Next, MAC clears the TFC_PAUSE bit and resumes transmitting data frames. Note: If transmitter is paused due to user assertion of GTS or reception of a PAUSE frame, MAC may still transmit a MAC Control PAUSE frame.
29	FDEN	Full Duplex Enable—If set, frames are transmitted independent of Carrier Sense and Collision inputs. This bit should only be modified when ETHER_EN is deasserted.
30	HBC	Heartbeat Control—If set, the heartbeat check is done following End Of Transmission (EOT) and the status register HB bit is set if the collision input does not assert within the heartbeat window. This bit should only be modified when ETHER_EN is deasserted.
31	GTS	Graceful Transmit Stop—When this bit is set, MAC stops transmission after any frame that is currently being transmitted is complete and the INTR_EVENT register GRA interrupt is asserted. If frame transmission is not currently underway, the GRA interrupt is immediately asserted. Once transmission completes, a "restart" can be done by clearing the GTS bit. The next frame in the transmit FIFO is then transmitted. If an early collision occurs during transmission when GTS = 1, transmission stops after the collision. The frame is transmitted again once GTS is cleared. Note: Old frames may exist in the transmit FIFO and be transmitted when GTS is reasserted. To avoid this, deassert ETHER_EN after the GRA interrupt.

14.5.13 Tx Status (30D0)—XMIT.X_STATUS


This is a read-only status register. Register fields are written by hardware and updated after the frame transmission (TF_INT signal asserts) completes.

This register is not initialized to a known value at reset.

Table 14-21. Tx Status Register (30D0)—XMIT.X_STATUS

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			Rese	rved			DEF	НВ	LC	RL		RC)		UN	CSL
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description
0:5	_	Reserved
6	DEF	Defer—sets if the transmit state machine had to defer while trying to transmit this frame. This bit is not set if a collision occurred during transmission.
7	НВ	Heartbeat Error—sets if collision input was not asserted during the heartbeat window following transmission completion. Bit is set only if the HBC bit is also set.
8	LC	Late Collision—sets if a collision occurred after the collision window (7Bytes PA + 1Byte SFD + 56Bytes data) has passed.
9	RL	Retry Limit—sets if a collision occurred on all 16 attempts to transmit a frame. Retry Count (RC) indicates the number of retries required to transmit the frame. 0 if no collisions occurred. If RL = 1, this field has not meaning.
10:13	RC	Retry Count—indicates the number of retries required to transmit the frame. 0 if no collisions occurred. If RL = 1, this field has no meaning.
14	UN	Underrun—sets if data was not received from the Tx FIFO during transmission, resulting in the transmission being aborted.
15	CSL	Carrier Sense Lost—sets if carrier sense dropped out or was never asserted during frame transmission without a collision.
16:31	_	Reserved—bits read as 0.

14.5.14 Physical Address Low (30E4)—PADDR1

The PADDR1 register is written. This register contains the lower 32bits (Bytes 0, 1, 2, 3) of the 48-bit address used in the address recognition process to compare with the destination address (DA) field of receive frames with an individual DA. In addition, this register is used in Bytes 0:3 of the 6-Byte source address field when transmitting PAUSE frames. This register is not reset and must be initialized.

Table 14-22. Physical Address Low Register (30E4)—PADDR1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								DΔ	DDR1							
W								1 /	ואוטטו							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								PΔ	DDR1							
W								. ,	(DDICT							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description
0:31	PADD R1	Bytes 0 (bits 31:24), 1 (bits 23:16), 2 (bits 15:8) and 3 (bits 7:0) of the 6-Byte individual address used for an exact match, and the Source Address field in PAUSE frames.

14.5.15 Physical Address High (30E8)—PADDR2

The PADDR2 register is written. This register contains the upper 16bits (Bytes 4 and 5) of the 48-bit address used in the address recognition process to compare with the destination address (DA) field of receive frames with an individual DA. In addition, this register is used in Bytes 4 and 5 of the 6-Byte source address field when transmitting PAUSE frames. Bits 16:31 of XMIT.PADDR2 contain a constant type field (hex 8808) used for transmission of PAUSE frames. This register is not reset and bits 0:15 must be initialized.

Table 14-23. Physical Address High Register (30E8)—PADDR2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								РΔ	DDR2							
W								' '	100112							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								7	YPE							
W								'	11 L							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:15	PADDR2	Bytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-Byte individual address used for an exact match, and the Source Address field in PAUSE frames.
		exact match, and the Source Address field in PAOSE frames.
16:31	TYPE	These 16bits are a constant value, hex 8808.

14.5.16 Opcode/Pause Duration (30EC)—OP_PAUSE

The OP_PAUSE register is read/write accessible. This register contains the 16-bit opcode, and 16-bit pause duration fields used in transmission of a PAUSE frame. The opcode field is a constant value, hex 0001. When another node detects a PAUSE frame, that node pauses transmission for the duration specified in the pause duration field. This register is not reset and must be initialized.

Table 14-24. Opcode/Pause Duration Register (30EC)—OP_PAUSE

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R								O D	CODE]
W								OF	CODE								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_



	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								ΡΔΙΙ	SE DI	IR						
W								1 70	OL_DC) I \						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:15	OPCODE	Opcode field used in PAUSE frames. Bits are a constant value, hex 0001.
16:31	PAUSE_DUR	Pause Duration field used in PAUSE frames.

14.5.17 Descriptor Individual Address 1 (3118)—IADDR1

The IADDR1 register is written. This register contains the upper 32bits of the 64-bit individual address hash table used in the address recognition process to check for possible match with the DA field of receive frames with an individual DA. This register is not reset and must be initialized.

Table 14-25. Descriptor Individual Address 1 Register (3118)—IADDR1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								ΙΔ	DDR1							
W								1/	ואוטטוגו							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								IΔ	DDR1							
W								1/~	ווטטונו							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	Bits	Name	Description
Ī	0:31	IADDR1	The upper 32 bits of the 64-bit hash table used in the address recognition process
			for receive frames with a unicast address.
			Bit 31 contains hash index bit 63.
			Bit 0 contains hash index bit 32.

14.5.18 Descriptor Individual Address 2 (311C)—IADDR2

The IADDR2 register is written. This register contains the lower 32bits of the 64-bit individual address hash table used in the address recognition process to check for possible match with the DA field of receive frames with an individual DA. This register is not reset and must be initialized.





Table 14-26. Descriptor Individual Address 2 Register (311C)—IADDR2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								IΔ	DDR2							
W								.,	DDINZ							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								1.0	DDR2							
W								1/4	DDKZ							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:31	IADDR2	The lower 32bits of the 64-bit hash table used in the address recognition process
		for receive frames with a unicast address.
		Bit 31 contains hash index bit 31.
		Bit 0 contains hash index bit 0.

14.5.19 Descriptor Group Address 1 (3120)—GADDR1

The GADDR1 register is written. This register contains the upper 32bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. This register must be initialized.

Table 14-27. Descriptor Group Address 1 Register (3120)—GADDR1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								G	ADDR1							
W								O,	וווטטוי							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								G	ADDR1							
W								O,	וווטטוי							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:31		The GADDR1 register contains the upper 32bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. • Bit 31 contains hash index bit 63. • Bit 0 contains hash index bit 32.

14.5.20 Descriptor Group Address 2 (3124)—GADDR2

The GADDR2 register is written. The GADDR2 register contains the lower 32bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. This register must be initialized.





Table 14-28. Descriptor Group Address 2 Register (3124)—G

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								G/	ADDR2	,						
W								G,	אוטטוע							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								G/	ADDR2	1						
W								G,	אוטטועב							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:31	GADDR2	The GADDR2 register contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. • Bit 31 contains hash index bit 31. • Bit 0 contains hash index bit 0.

14.5.21 Tx FIFO Watermark (3144)—X_WMRK

The X_WMRK register is a user programmable 3-bit read/write register that controls the amount of data required in the transmit FIFO before transmission of a frame can begin. This lets the user minimize transmit latency (X_WMRK = 00) or allows for larger bus access latency (X_WMRK = 111) due to contention for the system bus. Setting the watermark to a high value minimizes the risk of transmit FIFO underrun due to contention for the system bus. The X_WMRK register resets to 0.

NOTE: This register value may need to be customized by software for specific FEC applications to be compatible with specific FIFO/system bus access latency requirements.

Table 14-29. Tx FIFO Watermark Register (3144)—X_WMRK

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								D.	served	ı						
W								110	SCIVEC	•						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Reserved													X_WM	DΙ
W						Г	VG2GI A	eu							^_vvivi	IXIX
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	



Bits	Name	Description
0:28	_	Reserved
29:31	X_WMRK	Transmit FIFO Watermark—Frame transmission begins: • If the number of bytes selected by this field are written into the transmit FIFO, or • if an EOF is written to the FIFO, or • if the FIFO is full before the selected number of bytes are written. Options are: 000 = 64Bytes written to xFIFO. 001 = 128Bytes written to xFIFO. 010 = 192Bytes written to xFIFO. 101 = 256Bytes written to xFIFO. 100 = 320Bytes written to xFIFO. 101 = 384Bytes written to xFIFO. 110 = 448Bytes written to xFIFO. 111 = 512Bytes written to xFIFO.

14.6 Initialization Sequence

This section describes which registers are hardware reset, which are reset by FEC RISC, and what locations the user must initialize prior to enabling the FEC.

14.6.1 Hardware Controlled Initialization

Some registers in the FEC are reset by ipg_hard_sync/async_reset_b inputs. Specifically those registers and control logic that generate interrupts, cause outputs to be asserted, and in general configuration control bits.

Other registers reset when the ETHER_EN bit is not asserted (i.e., cleared). To halt operation, ETHER_EN is deasserted by either a hard reset or by software. By deasserting ETHER_EN, configuration control registers such as X_CNTRL and R_CNTRL are not reset, but the entire data path is reset.

Table 14-30 shows the effect deasserting ETHER_EN has on Ethernet MAC operation and registers.

Table 14-30. ETHER_EN De-Assertion Affect on FEC

Register/Machine	Reset Value
XMIT block	Transmission Aborted (bad CRC appended)
RECV block	Receive activity aborted
FG gasket	Reset control logic
Descriptor Controller block	Halt operation, reset to init sequence





14.6.2 User Initialization (Prior to Asserting ETHER_EN)

The user needs to initialize portions the FEC prior to setting the ETHER_EN bit. The exact values depend on the particular application; sequence is not important. Ethernet MAC registers requiring initialization are defined in the Table 14-31.

Table 14-31. User Initialization (Before ETHER_EN)

Description
Initialize IMASK
Clear IEVENT (write FFFF_FFFF)
X_WMRK (optional)
IADDR2/IADDR1
GADDR1/GADDR2
PADDR1/PADDR2
OP_PAUSE (only needed for FDX flow control)
R_CNTRL
X_CNTRL
MII_SPEED (optional)
Clear MIB_RAM (locations 200–2FC)

14.6.2.1 Microcontroller Initialization

In the FEC, the descriptor control RISC initializes some registers after ETHER_EN is asserted. After the Microcontroller initialization sequence is complete, hardware is ready for operation.

Table 14-32 shows RISC initialization operations common to FEC.

Table 14-32. Microcontroller Initialization (FEC)

Description
Initialize BackOff random number seed
Activate Receiver
Activate Transmit

14.7 Resets

Several mechanisms are available for resetting the FEC and described in this section. Hard reset capability is provided by:

- ipg_hard_sync_reset_b
- ipg_hard_async_reset_tx_b (used in the tx_clk domain)
- ipg_hard_async_reset_rx_b (used in the rx_clk domain) inputs



In addition an equivalent of asserting the ipg_hard_xxx_reset_b signals may be achieved by asserting the ECNTRL.RESET bit.

A soft reset capability is provided by the ECNTRL.ETHER_EN bit (deasserting this bit causes a soft reset to occur)

Table 14-33 summarizes the reset capabilities.

Table 14-33. Reset Summary

Reset	Priority	Source	Description
ipg_hard_sync_reset_b	1	Primary Input	Resets all control logic and any datapath logic requiring reset
ipg_hard_async_reset_tx_b	1	Primary Input	Async reset used by 2 registers in tx_clk domain
ipg_hard_async_reset_rx_b	1	Primary Input	Async reset used by 2 registers in tx_clk domain
ECNTRL.RESET	1	Software Controlled Software/h	Equivalent to asserting ipg_hard_sync_reset_b
ECNTRL.ETHER_EN	2	Hardware Controlled	Resets data path control logic, not mode control logic

14.7.1 Description of Reset Operation

For normal operation, the ipg_hard_sync_reset_b and the ipg_hard_async_reset_tx/rx_b should be asserted simultaneously. These are separated to allow independent control during scan test.

14.7.1.1 ipg_hard_sync_reset_b

This is the primary reset input to the FEC. Assertion of this input asserts the internal SRE-SET signal, which is used as a synchronous reset for all internal control logic and some of the data path registers. Some internal registers, such as software accessible CSRs, are reset indirectly by loading from the tbus_data bus. The tbus_data bus is driven to a "0" state during the assertion of SRESET.

This input should be asserted for at least 8-clock cycles to reset the FEC. This reset must propagate across multiple clock domain boundaries, which causes the 8-clock cycle duration requirement.

NOTE: Many data path registers are not reset, because registers values are irrelevant until frames are transmitted and received.





14.7.1.2 ipg_hard_async_reset_tx_b

For operation, this input should be tied to the same source as the ipg_hard_sync_reset_b. Since it is used as an asynchronous reset (IPI green line requirement), it is separated. This input is only used in the tx_clk domain.

A companion input signal exists, ipt_test_async_se, which can override this input.

14.7.1.3 ipg_hard_async_reset_rx_b

For operation, this input should be tied to the same source as the ipg_hard_sync_reset_b. Since it is used as an asynchronous reset (IPI green line requirement), it is separated. This input is only used in the rx_clk domain.

A companion input signal exists, ipt_test_async_se, which can override this input.

14.7.1.4 ECNTRL.RESET

This register bit lets software assert the internal SRESET signal. Once this bit is written, it is automatically cleared by hardware after the internal SRESET signal is asserted for 8-clock cycles.

14.7.1.5 ECNTRL.ETHER EN

This register bit lets software reset internal data path control logic without resetting the internal mode control bits in CSRs. This bit is de-asserted following a hard reset and should only be asserted by software after the software has completed FEC CSRs initialization.

During operation, this bit can be de-asserted if there is a "soft" error condition that requires the data path to be reset prior to restarting transmission and reception. The ETHER_EN bit is altered by hardware under the following conditions:

- If ECNTRL.RESET is written to 1 by software, ETHER_EN is cleared.
- If error conditions occur, causing IEVENT.EBERR, XFIFO_ERROR or RFIFO_ERROR bits to set, ETHER_EN is cleared (independent of IMASK bit settings).

14.8 Interrupts

The FEC indicates interrupts via discrete signals on the IPI interrupt (indigo) interface. When an interrupt event occurs, a bit is set in the IEVENT register.

NOTE: Bits in the IEVENT register are set by the initial occurrence of the event and remain set until cleared by software.

If an IEVENT register bit is set and the corresponding bit in the IMASK register is set, then the corresponding indigo interface signal asserts. In addition, a summary interrupt signal



(ipi_fec_int) is asserted if one or more other indigo interrupt signals are asserted. Individual interrupts are cleared by software writing 1 to the corresponding IEVENT register bit.

Table 14-34 lists interrupt signals.

Table 14-34. Interrupt Summary

Interrupt	IEVENT CSR Bit	IMASK CSR Bit	Source	Description
ipi_babr_int	BABR	BREN	RECV	Babbling Receiver
ipi_babt_int	BABT	BTEN	XMIT	Babbling Transmitter
ipi_eberr_int	EBERR	EBERREN	master bus interface	FEC with magenta interface indicates error detected on magenta interface
ipi_fec_int		_	Other Interrupts	Summary interrupt bit, asserted if at least one IEVENT reg bit is set and the corresponding IMASK bit(s) are set
ipi_gra_int	GRA	GRAEN	XMIT	Graceful Stop Complete
ipi_hberr_int	HBERR	HBEEN	XMIT	Heartbeat Error
ipi_lc_int	LATE_COL	LCEN	XMIT	Late Collision
ipi_mii_int	MII	MIIEN	MII	Transceiver register read/write via MDIO/MDC pins complete
ipi_rl_int	COL_RETRY_LIM	CRLEN	XMIT	Collision Retry Limit
ipi_un_int	XFIFO_UN	XFUNEN	XMIT	Transmit data underrun
ipi_x_intf_int	TFINT	TFIEN	CSR	Transmit frame complete
ipi_rferr_int	RFIFO_ERROR	RFERREN	FG Interface	Receive FIFO error
ipi_xferr_int	XFIFO_ERROR	XFERREN	FG Interface	Transmit FIFO error

14.8.1 Description of Interrupt Operation

This section describes each interrupt. IEVENT register interrupt bits are set based on the occurrence of the interrupt event, independent of the IMASK register. The corresponding indigo interface signal is asserted if both IEVENT and IMASK bits are set. Writing 1 to the IEVENT register bit clears the interrupt.

During initialization, software should write 1's to all IEVENT register bits and IMASK register bits that correspond to the desired interrupt sources.

14.8.1.1 ipi_babr_int

The IEVENT register BABT bit is asserted if the transmitted frame length exceeds the value programed in R_CNTRL.MAX_FL.

14.8.1.2 ipi_babt_int

The IEVENT register BABR bit is asserted if the received frame length exceeds the value programed in R_CNTRL.MAX_FL.





14.8.1.3 ipi_eberr_int

The IEVENT register EBERR bit is asserted if the ipm_err signal asserts on the magenta interface. The IMASK EBERREN bit should be cleared for FEC_LITE applications.

14.8.1.4 ipi_fec_int

Summary interrupt is asserted if one or more IEVENT register bits and the corresponding IMASK bits are set.

14.8.1.5 ipi_gra_int

The IEVENT register GRA bit (graceful stop complete) is set for one of three reasons.

- 1. A graceful stop, initiated by setting the X_CNTRL.GTS bit, is complete.
- 2. A graceful stop, initiated by setting the X_CNTRL.FC_PAUSE bit, is complete.
- 3. A graceful stop, initiated by receiving a valid full-duplex flow control pause frame, is complete.

Graceful stop means the transmitter is put into a pause state after completion of the frame currently being transmitted.

14.8.1.6 ipi_hberr_int

The IEVENT register HBERR (heartbeat error) bit indicates HBC is set in the X_CNTRL register and that the COL input was not asserted within the heartbeat window following a transmission. This condition is only checked in half-duplex mode and is not assert in full-duplex mode (X_CNTRL.FDEN = 1).

14.8.1.7 ipi_lc_int

The IEVENT register LATE_COL (late collision) bit is asserted if a collision occurred beyond the collision window (slot time) in half-duplex mode. The frame is truncated with a bad CRC and the remainder of the frame is discarded. In full-duplex mode, the collision input is ignored.

14.8.1.8 ipi_mii_int

The IEVENT register MII (MII interrupt) bit is asserted if the transceiver register read/write operation controlled by the MII_DATA and MII_SPEED registers is complete.

14.8.1.9 ipi_rl_int

The IEVENT register COL_RETRY_LIM (collision retry limit) bit is asserted if a collision occurred on each of 16 successive attempts to transmit the frame. The frame is discarded without being transmitted and transmission of the next frame commences. This interrupt is only possible in half-duplex mode.



14.8.1.10 ipi_un_int

The IEVENT register XFIFO_UN (transmit FIFO underrun) bit is asserted if the transmit block was starved for data during a frame transmission. A bad CRC is appended to the frame fragment and the remainder of the frame is flushed from the FIFO by the transmit block logic.

14.8.1.11 ipi_x_intf_int

The IEVENT register TFINT (transmit frame complete) bit is asserted following transmission of a frame. This interrupt is generated when the transmit block has generated status for the just completed frame and is meaningful for any FEC configuration (forest green, dark blue or magenta).

14.8.1.12 ipi_rferr_int

The IEVENT register RFIFO_ERROR (receive FIFO error) bit in asserted if an error condition has been detected by the TX FIFO Controller.

14.8.1.13 ipi_xferr_int

The IEVENT register XFIFO_ERROR (transmit FIFO error) bit is asserted if an error condition has been detected by the TX FIFO Controller.



SECTION 15 PROGRAMMABLE SERIAL CONTROLLERS (PSC)

15.1 Overview

The following sections are contained in this document:

- PSC Registers—MBAR + 0x2000, 0x2400, 0x2800
- PSC Module Signal Definitions
- PSC Operation

The MGT5100 has 3 independent Programmable Serial Controllers (PSCs):

- PSC1—MBAR + 0x2000
- PSC2—MBAR + 0x2400
- PSC3—MBAR + 0x2800

Each PSC can be clocked by CLKIN, eliminating the need for an external crystal. In addition, each PSC module interfaces directly to the CPU and consists of the following:

- Serial Communication Channel
- Programmable Transmit (Tx) Receive (Rx) Clock Generation
- Internal Channel Control Logic
- Interrupt Control Logic

Unless otherwise specified, all references and descriptions in this chapter refer to "PSC mode", as opposed to "modem mode".

15.1.1 PSC1—MBAR + 0x2000

PSC1 is used to interface externally to a modem, a CODEC, a TWIRP IR Controller (UART type) or to a device that supports a UART protocol. When PSC1 interfaces to a CODEC, CTS is used as the bit-clock input and a Carrier Detect (CD) is used as the frame sync input.

15.1.2 PSC2—MBAR + 0x2400

PSC2 has the same functionality as PSC1, except PSC2 can also support an AC97 interface. When PSC2 is used to support AC97, CTS is used as the bit-clock input and RTS is used as the frame sync output. Some external AC97 devices require a reset signal. This is provided using one of the MGT5100 GPIO signals.

15.1.3 PSC3—MBAR + 0x2800

PSC3 is an exact duplicate of PSC1. The internal and external interfaces are identical except that the external interface is MUXed to different pins. PSC3 does not support AC97.





Figure 15-1 shows a simplified block diagram.




Figure 15-1. Simplified Block Diagram

PSC1 provides synchronous operation and a CODEC interface for soft modem support. PSC1 can be programmed to function like an original PSC (identical to PSC0) or in one of the following three modem modes:

- An 8-bit CODEC interface
- A 16-bit CODEC interface
- An Audio CODEC'97 (AC97) digital interface controller

A CODEC chip provides a data conversion interface for high-speed modem designs meeting a high range of standards, such as ITU-T V.34 and PCM.

PSC1 interfaces to the CODEC through a serial port consisting of Tx and Rx serial data and serial bit-clock and frame inputs from the CODEC. PSC1 transfers digital sample data to and from the CODEC through the serial port.

AC97 defines an architecture for audio-intensive personal computer applications such as gaming, authoring, and high-resolution music and video playback. An external AC97 analog device performs mixing, analog processing, and sample-rate DAC and ADC.

PSC1 interfaces to the AC97 device through a serial port consisting of Tx and Rx serial data, a serial bit-clock, and a frame sync output generated by PSC1 from the serial bit-clock. An MGT5100 General-Purpose I/O (GPIO) is used to reset the AC97 device. PSC1 transfers digital sample data as well as control/status information to and from the AC97 device through the serial port.

The serial communication channel provides a full-duplex asynchronous/synchronous receiver and transmitter deriving an operating frequency from CLKIN or an external clock using the timer pin. The transmitter converts parallel data from the CPU to a serial bit-stream, inserting appropriate start, stop, and parity bits. It outputs the resulting stream on the channel transmitter serial data output (TxD).



The receiver converts serial data from the channel receiver serial data input (RxD) to parallel format, checks for start, stop, and parity bits, or line break conditions, and transfers the assembled character onto the bus during read operations. The receiver may be poll-driven or interrupt-driven.

15.1.4 Features

PSC features include:

- Each can be clocked by CLKIN, eliminating the need for an external crystal
- Full-duplex asynchronous/synchronous receiver/transmitter channel
- Quadruple-buffered receiver
- Double-buffered transmitter
- Independently programmable receiver and transmitter clock sources
- Programmable data format:
 - five to eight data bits plus parity
 - Odd, even, no parity, or force parity
 - One, one-and-a-half, or two STOP bits
- Each channel is programmable to normal (full-duplex), automatic echo, local loop-back, or remote loop-back mode
- Automatic WakeUp mode for multidrop applications
- Four maskable interrupt conditions
- PSC1, PSC2 and PSC3 have interrupt capability to DMA channels 2 and 3, respectively, when either the RxRDY or FFULL bit sets in the USR.
- Parity, framing, and overrun error detection
- False-start bit detection
- Line-break detection and generation
- Detection of breaks originating in the middle of a character
- Start/end break interrupt/status

PSC1 and PSC2 have the following additional features:

- Programmable to interface to an 8- or 16-bit CODEC for soft modem support
- Programmable to function as a digital AC97 Controller
- Tx and Rx FIFOs can hold the following:
 - 32 1-Byte samples when programmed as PSC or as 8-bit CODEC interface
 - 16 2-Byte samples when programmed as 16-bit CODEC interface
 - 16 20-bit samples when programmed as digital AC97 Controller
- Both DMA channels associated with the PSCs can be programmed to service PSC1 and PSC2 (one for Tx channel; one for Rx channel)
- No parity error, framing error, or line break detection in modem mode





15.2 PSC Registers—MBAR + 0x2000, 0x2400, 0x2800

PSC uses 37 32-bit registers. These registers are located at an offset as indicated below:

- PSC1 = MBAR + 0x20000 + register address
- PSC2 = MBAR + 0x24000 + register address
- PSC3 = MBAR + 0x28000 + register address

Hyperlinks to the PSC registers are provided below:

- UART Mode 1 (2000, 2400, 2800)—MR1_[1,2,3]
 UART Mode 2 (2000, 2400, 2800)—MR2_[1,2,3]
- Other Modes (2000, 2400, 2800)—MR1 [1, 2, 3]
- UART Mode (2004, 2404, 2804)—SR[1, 2, 3]
- Modem Status (2004, 2404, 2804)—SR[1, 2, 3]
- All Modes (2008, 2408, 2808)—CR[1, 2, 3]
- UART/Modem8 Rx Buffers (200C, 240C, 280C)—RB[1, 2, 3]
- Modem 16 Rx Buffers (200C, 240C, 280C)— RB[1, 2, 3]
- AC97 Rx Buffers (200C, 240C)—RB[1, 2]
- Input Port UART Change (2010, 2810, 2410)— IPCR[1, 3, 2]
- Modem Mode (2010, 2810, 2410)—IPCR[1, 3, 2]
- All Modes (2010, 2410, 2810)—ACR[1, 2, 3]
- UART Mode (2014, 2414, 2814)—ISR[1, 2, 3]
- Modem Mode (2014, 2414, 2814)—ISR[1, 2, 3]
- Counter Timer UART (2018, 2418, 2818)— CTUR[1, 2, 3]
- Other Modes (2018, 2418, 2818)—CTUR[1, 2, 3]
- UART/Modem8/16 Set (2038, 2438, 2838)— OP1_[1, 2, 3]
- AC97 Mode (2038, 2438)—OP1_[1, 2]

- Other Modes (2000, 2400, 2800)—MR2_[1, 2, 3]
- UART Mode (2004, 2404, 2804)—CSR[1, 2, 3]
- Other Modes (2004, 2404, 2804)—CSR[1, 2, 3]
- Interrupt Vector (2030, 2430, 2830)—IVR[1, 2, 3]
- UART/Modem8 Tx Buffers (200C, 240C, 280C)—TB[1, 2, 3]
- Modem 16 Tx Buffers (200C, 240C, 280C)— TB[1, 2, 3]
- AC97 Tx Buffers (200C, 240C)—TB[1, 2]
- Input UART (2034, 2434, 2834)—IP[1, 2, 3]
- Input Modem8/16 Mode (2034, 2434, 2834)— IP[1, 2, 3]
- Input AC97 Mode (2034, 2434)—IP[1, 2]
- Interrupt UART (2014, 2414, 2814)—IMR[1, 2, 3]
- Modem Mode (2014, 2414, 2814)—IMR[1, 2, 3]
- Counter Timer UART (201C, 241C, 281C)— CTLR[1, 2, 3]
- Other Modes (201C, 241C, 281C)—CTLR[1, 2, 3]
- UART/Modem8/16 Reset (203C, 243C, 284C)— OP0_[1, 2, 3]
- AC97Bit Reset (203C, 243C)—OP0_[1, 2]
- SCC/IrDA UART Mode (2040, 2440, 2840)—SICR[1, 2, 3]
- Modem8/16 Mode (2040, 2440, 2840)—SICR[1, 2, 3]
- AC97 Mode(2040, 2440, 2840)—SICR[1, 2]
- Rx FIFO Number of Data (2058, 2458, 2858)— RFNUM[1, 2, 3]
- Rx FIFO Data (2x60)—RFDATA[1, 2, 3]
- Rx FIFO Status (2064, 2464, 2864)— RFSTAT[1, 2, 3]
- Rx FIFO Control (2068, 2468, 2868)— RFCNTL[1, 2, 3]
- Rx FIFO Alarm (206E, 246E, 286E)— RFALARM[1, 2, 3]
- Rx FIFO Read Pointer (2072, 2472, 2872)— RFRPTR[1, 2, 3]

- Tx FIFO Number of Data (205C, 245C, 285C)— TFNUM[1, 2, 3]
- Tx FIFO Data (2x80)—TFDATA[1, 2, 3]
- Tx FIFO Status (2084, 2484, 2884)— TFSTAT[1, 2, 3]
- Tx FIFO Control (2088, 2488, 2888)— TFCNTL[1, 2, 3]
- Tx FIFO Alarm (208E, 248E, 288E)— TFALARM[1, 2, 3]
- Tx FIFO Read Pointer (2092, 2492, 2892)— TFRPTR[1, 2, 3]





- Rx FIFO Write Pointer (2076, 2476, 2876)— RFWPTR[1, 2, 3]
- Rx FIFO Last Read Frame PTR (207A, 247A, 287A)—RFLRFPTR[1, 2, 3]
- Rx FIFO Last Write Frame PTR (207C, 247C, 287C)—RFLWFPTR[1, 2, 3]
- Tx FIFO Write Pointer (2096, 2496, 2896)— TFWPTR[1, 2, 3]
- Tx FIFO Last Read Frame PTR (209A, 249A, 289A)—TFLRFPTR[1, 2, 3]
- Tx FIFO Last Write Frame PTR (209C, 249C, 289C)—TFLWFPTR[1, 2, 3]

Flowcharts in Section 15.4.6, describe basic PSC module programming. PSC module operation is controlled by writing control bytes into the appropriate registers.

NOTE: PSC registers are accessible only as bytes. Although external masters cannot access on-chip memories or MBAR, they can access PSC registers.

15.2.1 Mode Register 1 (2x00)—MR1_[1, 2, 3]

The PSC mode registers control configuration. PSCn can be read or written when the mode register pointer points to it, at RESET or after a reset mode register pointer command using PSCn[MISC]. After PSC1n is read or written, the pointer points to PSC2n.

The Rx FIFO threshold register (RFALARM) supports PSC1 and PSC2 only, and is used in both PSC and modem modes. The threshold is one less than the value at which the Rx FIFO is considered to be full for purposes of alerting the CPU that the Rx FIFO must be read.

Table 15-1. UART Mode 1 (2000, 2400, 2800)—MR1_[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 lsb
R	RxRTS	RxIRQ/	ERR	Р	M	PMT	В	/C
W		FFULL						
DESE	Τ· Ο	0	0	0	0	0	0	0

Table 15-2. Other Modes (2000, 2400, 2800)—MR1_[1, 2, 3]

	msb u	1	2	3	4	5	О	7 ISD
R	Reserved	RxIRQ/ FFULL			Rese	rved		
W		FFULL						
RESE	Γ: 0	0	0	0	0	0	0	0

Bit	Name	Description
0	RxRTS	Receiver request-to-send—Allows RTS output to control the CTS input of the transmitting device to prevent receiver overrun. If both the receiver and transmitter are incorrectly programmed for RTS control, RTS control is disabled for both. Transmitter RTS control is configured in PMR2 <i>n</i> [TxRTS]. Not used in modem mode.
		0 = Receiver has no effect on RTS. 1 = When a valid start bit is received, RTS is negated if the PSC's FIFO is full. RTS is reasserted when the FIFO has an empty position available.



Bit	Name	Description
1	RxIRQ/ FFULL	Receiver interrupt select—bit is used in PSC and modem modes. 0 = RxRDY is the source that generates IRQ 1 = FFULL is the source that generates IRQ.
2	ERR	Error mode—Configures the FIFO status bits, PSRn[RB,FE,PE]. This bit is not used in modem mode. 0 = Character mode—PSRn values reflect the status of the character at the top of the FIFO. ERR must be 0 for correct A/D flag information when in multidrop mode. 1 = Block mode—PSRn values are the logical OR of the status for all characters reaching the top of the FIFO, because the last Reset Error Status command for the channel was issued. See Section 15.2.6.
3:4	PM	Parity mode—Selects the parity or multidrop mode for the channel. The parity bit is added to the transmitted character, and the receiver performs a parity check on incoming data. The value of PM affects PT, as shown Table 15-3. PM is not used in modem mode.
5	PMT	Parity Type—PM and PT together select parity type (PM = 0x) or determine whether a data or address character is transmitted (PM = 11). PT is not used in modem mode. See Table 15-3.
6:7	B/C	Bits per Character—Select the number of data bits per character to be sent. The values shown do not include start, parity, or stop bits. B/C is not used in modem mode. 00 = 5 bits 01 = 6 bits 10 = 7 bits 11 = 8 bits

Table 15-3. Parity Mode/Parity Type Definitions

PM	Parity Mode	Parity Type (PT=0)	Parity Type (PT=1)			
00	With parity	Even parity	Odd parity			
01	Force parity	Low parity	High parity			
10	No parity	n/a				
11	Multidrop mode	Data character	Address character			

15.2.2 Mode Register 2 (2x00)—MR2_[1, 2, 3]

PSC2 can be read or written when the mode register pointer points to it, which occurs after any access to PSC1*n*. A PSC2*n* access does not update the pointer.

Table 15-4. UART Mode 2 (2000, 2400, 2800)—MR2_[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 Isb
R	_	M	TxRTS	TxCTS		SI	2	
W		IVI	IXICIO	TXICTO SB				
RESET:	0	0	0	0	0	0	0	0



Table 15-5. Other Modes (2000, 2400, 2800)—MR2_[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 Isb
R	CI	\1			Resei	avod		
W	Ci	VI			Nesei	veu		
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0:1	СМ	Channel mode—Selects a channel mode. Table 15.4.3, describes individual modes. CM is used in both UART and modem modes. 00 = Normal 01 = Automatic echo 10 = Local loop-back 11 = Remote loop-back
2	TxRTS	Transmitter ready-to-send—Controls negation of RTS to automatically terminate a message transmission. Attempting to program a receiver and transmitter in the same channel for RTS control is not permitted and disables RTS control for both. TxRTS is not used in modem mode. 0 = The transmitter has no effect on RTS. 1 = In applications where the transmitter is disabled after transmission completes, setting this bit automatically clears UOP[RTS] one bit-time after any characters in the channel transmitter shift and holding registers are completely sent, including the programmed number of stop bits.
3	TxCTS	Transmitter clear-to-send—If both TxCTS and TxRTS are enabled, TxCTS controls the operation of the transmitter. TxCTS is not used in modem mode. 0 = CTS has no effect on the transmitter. 1 = Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. ¤ If CTS is asserted, the character is sent ¤ if it is negated, the channel TxD remains in a high state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission.
4:7	SB	Stop-Bit (length control)—Selects the stop bit length that is appended to the transmitted character. Stop-bit lengths of 9/16th to 2 bits are programmable for 6-, 8-bit characters. Lengths of 1 1/16th to 2 bits are programmable for 5-bit characters. In all cases, the receiver checks only for a high condition at the center of the first stop-bit position, that is, one bit-time after the last data bit or after the parity bit, if parity is enabled. If an external 1x clock is used for the transmitter, clearing bit 3 selects 1 stop bit and setting bit 3 selects 2 stop bits for transmission. Not used in modem mode. See Table 15-6.

Table 15-6. Stop-Bit Lengths

SB	5 Bits	6-8 Bits	SB	5 Bits	6-8 Bits	SB	5–8 Bits	SB	5-8 Bits
0000	1.063	0.563	0100	1.313	0.813	1000	1.563	1100	1.813
0001	1.125	0.625	0101	1.375	0.875	1001	1.625	1101	1.875
0010	1.188	0.688	0110	1.438	0.938	1010	1.688	1110	1.938
0011	1.250	0.750	0111	1.500	1.000	1011	1.750	1111	2.000





15.2.3 Status Register (2x04)—SR[1, 2, 3]

The read-only PSR*n* register shows status of the transmitter, the receiver, and the FIFO.

Table 15-7. UART Mode (2004, 2404, 2804)—SR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	RB	FE	PE	OE	TxEMP	TxRDY	FFULL	RxRDY	CDE			R	deserve	ed		
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0	RB	Received Break—detects breaks originating in middle of received character. Such a break must persist until the end of next detected character time. RB is not used (always 0) in modem mode.
		0 = No break received.
		1 = An all-0 character of the programmed length was received without a stop bit. RB is valid only when RxRDY = 1. Only a single FIFO position is occupied when a break is received. Further entries to FIFO are inhibited until RxD returns to high state for at least one-half bit-time, which equals two successive PSC clock edges.
1	FE	Framing Error— is not used (always 0) in modem mode.
		0 = No framing error occurred.
		1 = No stop bit detected when corresponding FIFO data character received. Stop bit- check occurs in middle of first stop bit position. FE is valid only when RxRDY=1.
2	PE	Parity Error—valid only if RxRDY = 1. PE is not used (always 0) in modem mode.
		0 = No parity error occurred.
		1 = If PMR1 <i>n</i> [PM]=0x (with parity or force parity), corresponding FIFO character was received with incorrect parity. If PMR1 <i>n</i> [PM]=11 (multidrop), PE stores received A/D bit.
3	OE	Overrun Error—Indicates whether an overrun occurs. OE also functions this way for PSC1 and PSC2 in modem mode. For purposes of overrun, FIFO full means all FIFO space is occupied; the Rx FIFO threshold is irrelevant to overrun.
		0 = No overrun occurred.
		1 = One or more characters in Rx data stream were lost. OE sets on receipt of a new character when FIFO is full and a character is already in the shift register waiting for an empty FIFO position. When this occurs, the character in the Rx shift register and its break detect, framing error status, and parity error, if any, are lost. OE is cleared by the RESET ERROR STATUS command in PCRn.



Bit	Name	Description
4	TxEMP	Transmitter Empty—For PSC1 and PSC2, function depends on which mode is used.
		PSC mode:
		0 = Tx buffer not empty. Either a character is being shifted out, or Tx is disabled. Tx is enabled/disabled by programming PCRn[TC].
		 1 = Tx has underrun (both the Tx holding register and Txshift registers are empty). This bit sets after transmission of the last stop bit of a character, if there are no characters in the Tx holding register awaiting transmission. Modem mode:
		0 = Tx does not have underrun as described above.
		1 = Tx has underrun, which means the number of Tx FIFO bytes is 0, the Tx shift register is empty, and a frame sync occurs. In other words, the time has come to Tx a new sample, but no sample is available in the Tx shift register. Unlike PSC mode, TxEMP high indicates an error condition similar to the overrun condition (OE = 1), and as such it is now cleared the same way as OE, by a RESET ERROR STATUS command in the PCRn and not by a reset Tx command in the PCRn.
5	TxRDY	Transmitter Ready
		PSC3:
		0 = The CPU loaded the Tx holding register or Tx is disabled.
		1 = The Tx holding register is empty and ready for a character. TxRDY sets when a character is sent to the Tx shift register and when Tx is first enabled. If the Tx is disabled, characters loaded into the Tx holding register are not sent.
		PSC1 and PSC2 (in PSC or modem modes):
		0 = Tx FIFO is not empty, or the transmitter is disabled.
		1 = Tx FIFO is empty, as defined by TFALARM. TxRDY sets when the number of Tx FIFO bytes falls to, or below, the TFALARM value, due to the transfer of a sample (1 or 2bytes) from the Tx FIFO to the Tx shift register.
6	FFULL	FIFO Full
		PSC3:
		0 = FIFO is not full, but may hold up to two unread characters.
		1 = A character was received and is waiting in the Rx buffer FIFO.
		PSC1 and PSC2 (in PSC or modem modes):
		1 = Rx FIFO is full, as defined by the RFALARM. FFULL sets as soon as the number of Rx FIFO bytes exceeds the RFALARM value, due to the transfer of a sample (1 or 2bytes) from the Rx shift register to the Rx FIFO.
7	RxRDY	Receiver Ready (in PSC or modem modes).
		0 = CPU read the Rx buffer and no characters remain in FIFO after the read. 1 = One or more characters were received and are waiting in the Rx buffer FIFO.
8	CDE	DCD Error
		0 = The DCD input is negated while receiving data. 1 = No error
9:15	_	Reserved





15.2.4 Modem Mode (2x04)—SR[1, 2, 3]

This is a read-only register.

Table 15-8. Modem Status (2004, 2404, 2804)—SR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	Re	eserve	b	OE	URERR	TxRDY	FFULL	RxRDY				Rese	erved			
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:2	_	Reserved
3	OE	Overrun Error—Indicates whether an overrun occurs. OE also functions this way for PSC1 and PSC2 in modem mode. (For purposes of overrun, FIFO full means all space in the FIFO is occupied; the Rx FIFO threshold is irrelevant to overrun.)
		0 = No overrun occurred.
		1 = One or more characters in the received data stream have been lost. OE sets on receipt of a new character when the FIFO is full and a character is already in the shift register waiting for an empty FIFO position. When this occurs, the character in the receiver shift register and its break detect, framing error status, and parity error, if any, are lost. OE is cleared by the PCRn RESET ERROR STATUS command.
4	URERR	Underrun Error
		0 = No error
		1 = Underrun error occurred. When Tx intended to send, there was no data in the Tx FIFO. This bit is cleared by the CR RESET ERROR COMMAND.
5	TxRDY	Transmitter ready
		PSC3:
		0 = The CPU loaded the Tx holding register or Tx is disabled.
		1 = Tx holding register is empty and ready for a character. TxRDY sets when a character is sent to the Tx shift register and when Tx is first enabled. If Tx is disabled, characters loaded into the Tx holding register are not sent.
		PSC1 and PSC2 (in PSC or modem modes):
		0 = Tx FIFO is not empty, or the Tx is disabled.
		1 = Tx FIFO is empty, as defined by TFALARM. TxRDY sets when the number of bytes in the Tx FIFO falls to, or below, the TFALARM value, due to the transfer of a sample (1 or 2 bytes) from the Tx FIFO to the Tx shift register.
6	FFULL	FIFO full
		PSC3:
		0 = The FIFO is not full, but may hold up to two unread characters.
		1 = A character was received and is waiting in the receiver buffer FIFO. PSC1 and PSC2 (in PSC or modem modes):
		1 = Rx FIFO is full, as defined by the RFALARM. FFULL sets as soon as the number of bytes in the Rx FIFO exceeds the RFALARM value, due to the transfer of a sample (1 or 2bytes) from the Rx shift register to the Rx FIFO.



Bit	Name	Description
7	RxRDY	Receiver ready (in PSC or modem modes)
		0 = The CPU has read the receiver buffer and no characters remain in the FIFO after this read.
		1 = One or more characters were received and are waiting in the receiver buffer FIFO.
8:15	_	Reserved

15.2.5 Clock-Select Register (2x04)—CSR[1, 2, 3]

The PSC write-only clock-select registers (CSR*n*) select an external clock on the TIN input (divided by 1 or 16) or a prescaled CLKIN as the clocking source for Tx and Rx. Section 15.4.1 gives more information.

CSR1 is used in PSC mode only. Tx and Rx can use different clock sources. To use CLKIN for both, set CSRn to 0xDD.

Table 15-9. UART Mode (2004, 2404, 2804)—CSR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R																
W				Rese	rved					R	CS			1	CS	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Tab	le 15	-10.	Othe	r Mo	des	(200	4, 24	04, 2	804)-	–CSF	R[<i>1, 2</i>	?, 3]		
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R																
W								Re	served	l						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:7	_	Reserved
8:11	RCS	Receiver Clock Select—Selects the clock source for Rx channel. 1101 = Prescaled CLKIN 1110 = TIN divided by 16 1111 = TIN
12:15	TCS	Transmitter Clock Select—Selects the clock source for Tx channel. 1101 = Prescaled CLKIN 1110 = TIN divided by 16 1111 = TIN

15.2.6 Command Register (2x08)—CR[1, 2, 3]

The PSC write-only command registers (CR*n*), supply commands to PSC in both PSC and modem modes. Only multiple commands that do not conflict can be specified in a single write to a CR*n*. For example, reset Tx and enable Tx cannot be specified in one command.





Table 15-11. All Modes (2008, 2408, 2808)—CR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R																
W		•		Re	serve	d					MISC		Т	С	F	RC
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Value	Command	Description					
0:8		_	Reserved					
9:11	000	no command	_					
see note	001	reset mode register pointer	Causes mode register pointer to point to PMR1n.					
	010	reset receiver	Immediately disables receiver, clears PSRn[FFULL,RxRDY], and reinitializes receiver FIFO pointer. No other registers are altered. Because it places the receiver in a known state, use this command instead of RECEIVER DISABLE when reconfiguring the receiver.					
	011	reset transmitter	In PSC mode, immediately disables Tx and clears PSRn[TxEMP,TxRDY]. No other registers are altered. Because it places Tx in a known state, use this command instead of TRANSMITTER DISABLE when reconfiguring transmitter.					
			When PSC1 and PSC2 are in modem mode, TxEMP is not cleared by this soft reset. It is cleared the same way as the Rx overflow bit, by a RESET ERROR STATUS command.					
	100	reset error	In PSC mode, clears PSRn[RB,FE,PE,OE].					
		status	In block mode, clears all error bits after a data block is received. When PSC1 and PSC2 are in modem mode, command clears TxEMP.					
	101	reset break change interrupt	Clears the delta break bit, PISRn[DB]. Command has no effect in modem mode.					
	110	start break	Forces TxD low • If Tx is empty, break may be delayed up to one bit-time. • If Tx is active, break starts when character transmission completes. Break is delayed until any character in Tx shift register is sent. Any character in Tx holding register is sent after the break. Tx must be enabled for command to be accepted. This command ignores the CTS state and has no effect in modem mode.					
	111 stop break		Causes TxD to go high (mark) within two bit-times. Any characters in the Tx buffer are sent.					



Bit	Value	Command	Description
12:13	00	no action	Causes Tx to stay in current mode.
see note		taken	If Tx is enabled, it remains enabled.
			If Tx is disabled, it remains disabled.
	01	transmitter	Enables operation of Tx channels. PSRn[TxEMP,TxRDY] sets. If Tx is
		enable	already enabled, this command has no effect.
			In modem mode:
			Tx FIFO can be loaded while Tx is disabled, unlike in PSC mode. This command does not affect TxRDY behavior. It does not automatically set TxRDY and TxEMP. If no data is written to Tx FIFO, TxEMP sets at the first frame sync after Tx is enabled.
			In AC '97 mode:
			TxEMP sets if Tx FIFO is empty, Tx is enabled, Rx detects a coded ready condition, and a frame sync occurs before samples are written to the Tx FIFO.
	10	transmitter	Terminates Tx operation and clears PSRn[TxEMP,TxRDY].
		disable	If a character is being sent when Tx is disabled, transmission completes before Tx becomes inactive.
			If Tx is already disabled, the command has no effect.
			In modem mode:
			Tx does not clear PSRn[TxRDY] unless PSC is in remote loop-back or auto-echo mode. In modem mode, unlike PSC mode, the Tx FIFO may be loaded while Tx is disabled.
	11	_	Reserved, do not use.
14:15	00	no action	Causes receiver to stay in current mode.
see note		taken	If receiver is enabled, it remains enabled.
			If receiver is disabled, it remains disabled.
	01	receiver	Enables receiver
		enable	• If PSC module is not in multidrop mode (PMR1 <i>n</i> [PM] ≠ 11), RECEIVER ENABLE command enables channel's receiver and forces it into a search-for-start-bit state.
			If receiver is already enabled, this command has no effect.
	10	receiver	Immediately disables receiver. Any character being received is lost. The
		disable	command does not affect receiver status bits or other control registers.
			If the PSC module is programmed for local loop-back or multidrop mode, the receiver operates even though this command is selected.
			If the receiver is already disabled, the command has no effect.
			In modem mode, if the receiver is disabled while a character is being
			received, reception completes before the receiver becomes inactive.
	11		Reserved, do not use.
NOTE: Th	is field se	elects a single c	ommand.



RB[16:19]

SOF



15.2.7 Rx Buffer Registers (2x0C)—RB[1, 2, 3]

This is a read-only register.

Table 15-12. UART/Modem8 Rx Buffers (200C, 240C, 280C)—RB[1, 2, 3]

	ubic		L. O/	,	wou	CIIIO	11X E	Juiic	13 (2	.000,	2700	, 200	Ο,	יים	, _, _	_
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								RE	[15:0]						
W							U	lsed b	у Тх В	uffer						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								RB	[16:31]						
W							U	lsed b	у Тх В	uffer						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Tab	le 15	5-13.	Mod	lem1	6 Rx	Buf	fers	(200	C, 24	0C, 2	80C)-	–RB	[1, 2,	, 3]	
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								RE	[15:0]]						
W							U	lsed b	у Тх В	uffer						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								RB	[16:31]						
W							U	lsed b	у Тх В	uffer						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		T	able	15-1	4. A(C97 I	Rx B	uffer	s (20	00C, 2	240C)	—RE	B[<i>1, 2</i>]]		
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R								RE	[0:15]]						
W							U	lsed b	у Тх В	uffer						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb

Bit	Name	Description
7:0	RB	Received data, 8-bit. This comes from Rx FIFO. Since the bus size is 32 bits, 4 words can be read at one time. In that case, RB[7:0] in the bit[31:24] is the word received earliest in the 4 words.
15:0	RB	Received data, 16-bit. Since the bus size is 32 bits, 2 words can be read at one time.
19:0	RB	Received data, 20-bit. Since the first slot is only 16 bits wide, it is stored in RB[19:4]

Used by Tx Buffer

Reserved

R W

RESET:



Bit	Name	Description
11	SOF	Start of frame.
		0 = RB[0:19] is not the first one. 1 = RB[0:19] is the first one. The number 0 slot is called the TAG slot. In this case, the data width is 16bits and RB[19:4] are effective.
21:31	_	Reserved

15.2.8 Tx Buffer Registers (2x0C)—TB[1, 2, 3]

This is a write-only register.

Table 15-15. UART/Modem8 Tx Buffers (200C, 240C, 280C)—TB[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R							U	sed b	y Rx B	uffer						
W								TB	[15:0]							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R							U		y Rx B							
W									[16:31							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Table 15-16. Modem16 Tx Buffers (200C, 240C, 280C)—TB[1, 2, 3]															
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R							U	sed b	y Rx B	uffer						
W								TB	[15:0]							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R							U		y Rx B							
W									[16:31							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		T	able	15-1	7. AC	C97 [*]	Tx B	uffer	s (20	0C, 2	240C)	—ТВ	8[<i>1,2</i>]	l		
	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R							U	sed b	y Rx B	uffer						
W								TB	[0:15]							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R							U	sed b	y Rx B							
W		TB[16	S:19]		SOF						Reserv					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bit	Name	Description
0:7	TB	Transmit data, 8-bit. Since bus size is 32 bits, 4 words can be read at one time. Upper-bit data is stored before lower-bit data.
0:15	TB	Transmit data, 16-bit. 2 words can be written at once. Upper-bit data is stored before lower-bit data.
0:19	TB	Transmit data, 20-bit. Since the first slot is only 16 bits wide, it is stored in RB[19:4]
21:31	_	Reserved

15.2.9 Input Port Change Register (2x10)—IPCR[1, 2, 3]

The read-only IPCR register shows the current state and change-of-state for the modem control input port.

Table 15-18. Input Port UART Change (2010, 2810, 2410)—IPCR[1, 3, 2]

	msb 0	1	2	3	4	5	6	7 lsb
R	Reser	ved	D_DCD	D_CTS	Res	erved	DCD	CTS
W				Used	by ARC			
RESET:	0	0	0	0	0	0	0	0

Table 15-19. Modem Mode (2010, 2810, 2410)—IPCR[1, 3, 2]

	msb 0	1	2	3	4	5	6	7 Isb
R	SYNC	Reserved	D_DCD	D_CTS	Reserved		DCD	CTS
W				Used	by ARC			
RESET.	0	0	0	0	0	0	0	0

Bit	Name	Description
0	SYNC	Sync detected.
		0 = Has not detected sync.
		1 = Detected sync (ext_clk=1 in modem8/modem16 or scc_rts_b=1 in AC97 mode)
1	_	Reserved
2	D_DCD	Delta DCD.
		0 = No change-of-state has occurred since the last time the CPU read the IPCR. A read of the IPCR also clears the UISR D_DCD bit.
		1 = A change of state, lasting more than a certain time (1/16 or 1 bit duration determined by the CSR, CTUR and CTLR) has occurred at scc_dcd_b input. When this bit is set, the ACR can be programmed to generate an interrupt to the processor.
3	D_CTS	Delta CTS.
		0 = No change-of-state has occurred since the last time the CPU read the IPCR. A read of the IPCR also clears the UISR D_CTS bit.
		1 = A change of state, lasting a certain time has occurred at scc_cts_b input. When this bit is set, the ACR can be programmed to generate an interrupt to the processor.
4:5	_	Reserved



Bit	Name	Description
6	DCD	Current state of DCD port. This input is double latched and same as DCD of IP.
		0 = The current state of the DCD input port is low. 1 = The current state of the DCD input port is high.
7	CTS	Current state of CTS port. This input is double latched and same as DCD of IP.
		0 = The current state of the CTS input port is low. 1 = The current state of the CTS input port is high.

15.2.10 Auxiliary Control Register (2x10)—ACR[1, 2, 3]

The write-only ACR register controls Tx/Rx handshaking.

Table 15-20. All Modes (2010, 2410, 2810)—ACR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 lsb
R				Used	by IPCR			
W			Res	erved			IEC1	IEC0
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0:5	_	Reserved
6	IEC1	Interrupt enable control for D_DCD. 0 = D_DCD has no effect on the IPC in the ISR. 1 = When the D_DCD becomes high, IPC bit in the ISR sets (causing an interrupt if mask is not set).
7	IEC0	Interrupt enable control for D_CTS. 0 = D_CTS has no effect on the IPC in the ISR. 1 = When the D_CTS becomes high, IPC bit in the ISR sets (causing an interrupt if mask is not set).

15.2.11 Interrupt Status Register (2x14)—ISR[1, 2, 3]

The read-only ISR register provides status for all potential interrupt sources. Register contents are masked by the IMR.

- If an ISR flag sets and the corresponding IMR bit is also set, the internal interrupt output is asserted.
- If the corresponding IMR bit is cleared, the ISR bit state has no effect on the output.

Table 15-21. UART Mode (2014, 2414, 2814)—ISR[1, 2, 3]









Table 15-22. Modem Mode (2014, 2414, 2814)—ISR[1, 2, 3]



Bit	Name	Description
0	IPC	Input port change interrupt.
		0 = IPC has no effect on the interrupt.
		1 = Enable the interrupt for IPC in the ISR register.
1:4	_	Reserved
5	DB	Delta Break
6	RxRDY	Rx FIFO over threshold (selected if MR1[6]=1).
	FFULL	0 = Rx FIFO number is less than the threshold.
		1 = There is more than or equal number of data in the Rx FIFO.
7	TxRDY	Transmitter ready
		0 = There are more than or equal to the threshold data in the Tx FIFO or Tx is not enabled.
		1 = The number of Tx FIFO data is less than the threshold and Tx is enabled.
_	DEOF	Detect End of Frame
		0 = Rx did not receive an EOF after the last read SR command.
		1 = Rx received the EOF in the frame. In this case, the interrupt and request can be asserted even if the Rx FIFO number is less than the threshold and MR1[6]=1.
8:15	_	Reserved

15.2.12 Interrupt Mask Register (2x14)—IMR[1, 2, 3]

The read-only IMR register selects corresponding bits in the ISR that cause an interrupt.

- If one ISR bit sets and the corresponding IMR bit also sets, the internal interrupt output is asserted.
- If the corresponding bit in IMR is 0, the state of the ISR bit has no effect on the interrupt output. The IMR does not mask reading the ISR.

Table 15-23. Interrupt UART (2014, 2414, 2814)—IMR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R								Re	served	l						
W	IPC		Rese	erved		DB	RxRDY FFULL	TxRDY				Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Table 15-24. Modem Mode (2014, 2414, 2814)—IMR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R								Re	served							
W	IPC		R	eserve	ed		RxRDY FFULL	TxRDY				Rese	erved			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0	IPC	Input port change interrupt.
		0 = IPC has no effect on the interrupt.
		1 = Enable the interrupt for IPC in the ISR register.
1:4	_	Reserved
5	DB	Delta Break
6	RxRDY	Rx FIFO over threshold (selected if MR1[6]=1).
	FFULL	0 = Rx FIFO number is less than the threshold.
		1 = There is more than or equal number of data in the Rx FIFO.
7	TxRDY	Transmitter ready
		0 = There are more than or equal to the threshold data in the Tx FIFO or Tx is not enabled.
		1 = The number of Tx FIFO data is less than the threshold and Tx is enabled.
_	DEOF	Detect End of Frame
		0 = Rx did not receive an EOF after the last read SR command.
		1 = Rx received the EOF in the frame. In this case, the interrupt and request can be asserted even if the Rx FIFO number is less than the threshold and MR1[6]=1.
8:15	_	Reserved

15.2.13 Counter Timer Upper Register (2x18)—CTUR[1, 2, 3]

These registers hold the upper bytes of the preload value used by the timer to provide a given baud rate.

Table 15-25. Counter Timer UART (2018, 2418, 2818)—CTUR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 Isb
R				C-	Γ[0:7]			
W				O	1[0.7]			
RESET:	0	0	0	0	0	0	0	0

Table 15-26. Other Modes (2018, 2418, 2818)—CTUR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 Isb
R				Re	served			
W				110	001100			
RESET:	0	0	0	0	0	0	0	0






Bit	Name	Description
0:7	CT	Baud rate prescale value. The baud rate is calculated as:
		Baud rate = (system clock frequency) / (CT[15:0] x 16 x 2)
		The minimum CT value is 1; 0 denotes the counter stop.
0:7	_	Reserved

15.2.14 Counter Timer Lower Register (2x1C)—CTLR[1, 2, 3]

These registers hold the lower bytes of the preload value used by the timer to provide a given baud rate.

Table 15-27. Counter Timer UART (201C, 241C, 281C)—CTLR[1, 2, 3]



	msb u	1	2	3	4	5	б	/ ISD
R				C-	Γ[0:7]			
W				O	1 [0.7]			
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	CT	Baud rate prescale value. The baud rate is calculated as:
		Baud rate = (system clock frequency) / (CT[15:0] x 16 x 2)
		The minimum CT value is 1; 0 denotes the counter stop.
0:7	_	Reserved

15.2.15 Interrupt Vector Register (2x30)—IVR[1, 2, 3]

The IVR contains the internal interrupt 8-bit vector number used for all modes.

Table 15-29. Interrupt Vector (2030, 2430, 2830)—IVR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 lsb
R				IV	R[0:7]			
W				10	ιτ[0.7]			
RESET:	1	1	1	1	0	0	0	0

Bit	Name	Description
0:7	IVR	Interrupt Vector—used for IP bus only. Default value is 8'h0f, which represents an uninitialized interrupt.



15.2.16 Input Port (2x34)—IP[1, 2, 3]

This read-only IP register shows the current state of the input ports.

Table 15-30. Input UART (2034, 2434, 2834)—IP[1, 2, 3]




Table 15-31. Input Modem8/16 Mode (2034, 2434, 2834)—IP[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 Isb
R	Reserved	TGL		Res	served		DCD	CTS
W								
RESET:	0	0	0	0	0	0	0	0

Table 15-32. Input AC97 Mode (2034, 2434)—IP[1, 2]

	msb 0	1	2	3	4	5	6	7 Isb
R	LPWR	TGL		Res	served		DCD	CTS
W								
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0	LPWR	Low power mode in AC97 mode
		0 = CODEC is in low power mode.
		1 = Usual operation.
1	TGL	Test usage. Toggle by frame sync.
2:5	_	Reserved
6	DCD	Current state of the scc_dcd_b input.
		0 = scc_dcd_b is low
		1 = scc_dcd_b is high
7	CTS	Current state of the scc_cts_b input
		0 = scc_cts_b is low
		1 = scc_cts_b is high

15.2.17 Output Port 1 Bit Set (2x38)—OP1_[1, 2, 3]

This is a write-only register. Output ports are asserted by writing to this register.






Table 15-33. UART/Modem8/16 Set (2038, 2438, 2838)—OP1_[1, 2, 3]

		msb 0	1	2	3	4	5	6	7 Isb
	R								
	W			Res	erved			RES	RTS
_	RESET:	0	0	0	0	0	0	0	0

Table 15-34. AC97 Mode (2038, 2438)—OP1_[1, 2]



Bit	Name	Description			
0:5	_	Reserved			
6	RES	Assert RES output. 0 = No operation 1 = Asserts output port scc_res_b (scc_res_b becomes 0).			
7	RTS	Assert RTS output. 0 = No operation 1 = Asserts output port scc_rts_b (scc_rts_b becomes 0).			

15.2.18 Output Port 0 Bit Reset (2x3C)—OP0_[1, 2, 3]

This is a write-only register. Output ports are negated by writing to this register.

Table 15-35. UART/Modem8/16 Reset (203C, 243C, 284C)—OP0_[1, 2, 3]




Table 15-36. AC97Bit Reset (203C, 243C)—OP0_[1, 2]

	msb 0	1	2	3	4	5	6	/ ISD
R								
W			Res	erved			RES	Reserved
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0:5	_	Reserved
6	RES	Assert RES output.
		0 = No operation
		1 = Negates output port scc_res_b (scc_res_b becomes 1).



Bit	Name	Description
7	RTS	Assert RTS output.
		0 = No operation 1 = Negates output port scc_rts_b (scc_rts_b becomes 1).

15.2.19 SCC/IrDA Control Register (2x40)—SICR[1, 2, 3]

This register sets the main operation mode.

Table 15-37. SCC/IrDA UART Mode (2040, 2440, 2840)—SICR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 Isb
R		Rese	hav		RxDCD			
W		110301	veu		IXADOD		SIM[2:0]	
RESET:	0	0	0	0	0	0	0	0

Table 15-38. Modem8/16 Mode (2040, 2440, 2840)—SICR[1, 2, 3]

	msb 0	1	2	3	3 4		6	7 lsb
R	Reserved		DTS1	SHDIR	Reserved		SIM[2:0]	
W			D101	OFIDIA	Reserved		Onvi[2.0]	
RESET.	Λ	Λ	0	0	<u> </u>	0	Λ	Ω

Table 15-39. AC97 Mode(2040, 2440, 2840)—SICR[1, 2]

	msb 0	1	2	3	4	5	6	7 Isb			
R	ACRB	AWR		Reserved		SIM[2:0]					
W	AOND	AVVIX		reserved			Olivi[2.0]				
RESET:	0	0	0	0	0	0	0	0			

Bit	Name	Description
0	ACRB	AC97 Cold Reset to the transceiver in SCC. This bit was prepared for compatibility with USART. It is recommended to use OP1 and OP0 registers to set and to reset AC97 reset port scc_res_b.
		0 = The transceiver recovers from low power mode in AC97.1 = The transceiver stays in the current state.
1	AWR	AC97 Warm Reset (to the transceiver in SCC and AC97 CODEC)
		 0 = AC97 warm reset is negated. RTS output functions normally as the AC97 frame sync. 1 = Force "1" on RTS output, which is used as the AC97 frame sync and the trans-
		ceiver in SCC recovers from power down mode.
2	DTS1	Delay of time slot #1.
		 0 = first bit of first time slot of a new frame starts at the rising edge of frame sync. 1 = first bit of first time slot of a new frame starts one bit clock cycle after the rising edge of frame sync.
3	SHDIR	Shift Direction.
		0 = msb first
		1 = lsb first





Bit	Name	Description
4	RxDCD	Receiver DCD control.
		0 = scc_dcd_b input is ignored.
		1 = scc_dcd_b input is effective.
5:7	SIM[2:0]	SCC/IrDA operation mode.
		CAUTION : When the operating mode change occurs, all Rx/Tx and error statuses
		are reset. Rx and Tx are disabled.
		000 = UART
		001 = 8-bit soft modem
		010 = 16-bit soft modem
		011 = AC97
		100 = SIR 101 = MIR
		110 = FIR
		111 = Illegal

15.2.20 Rx FIFO Number of Data (2x58)—RFNUM[1, 2, 3]

Table 15-40. Rx FIFO Number of Data (2058, 2458, 2858)—RFNUM[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			Re	eserve	4				COUNT[8:0]							
W			110	30170	J							ין דייוטכ	0.0]			
RESET	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:6	_	Reserved
7:15	COUNT	Number of bytes in the FIFO.

15.2.21 Tx FIFO Number of Data (2x5C)—TFNUM[1, 2, 3]

Table 15-41. Tx FIFO Number of Data (205C, 245C, 285C)—TFNUM[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			Po	corvo	4			COUNT[8:0]								
W		Reserved										וווטכ	5.0]			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:6	_	Reserved
7:15	COUNT	Number of bytes in the FIFO.



15.2.22 Rx FIFO Data (2x60)—RFDATA[1, 2, 3]

The RFDATA register (2060, 2460, 2860) is for test use and not used in normal operation.

15.2.23 Rx FIFO Status (2x64)—RFSTAT[1, 2, 3]

Table 15-42. Rx FIFO Status (2064, 2464, 2864)—RFSTAT[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Dagamusid		e[2]			<u> </u>	_		0.5	<u></u>					
W		Reser	rvea		Fram	Fram	Fram	Fram	Rsvd	Error	UF	OF	FR	FULL	ALAF	EMP
RESET:	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:7	Frame[3:0]	Frame indicator
8	_	Reserved
9	Error	FIFO error
10	UF	Underflow
11	OF	Overflow
12	FR	Frame ready
13	FULL	Full
14	ALARM	High or low alarm
15	EMPTY	FIFO Empty

15.2.24 Rx FIFO Control (2x68)—RFCNTL[1, 2, 3]

Table 15-43. Rx FIFO Control (2068, 2468, 2868)—RFCNTL[1, 2, 3]

		msb 0 1		2	3	4	5	6 7				
	R	Reserved		WFR	COMP	FRAME	GR[2:0]					
	W			VVIIX	COM	III		OR[Z.0]				
R	ESET:	1	0	0	0	0	0	0	0			

Bit	Name	Description
0:1	_	Reserved
2	WFR	Write frame.
3	COMP	Re-enable requests on frame transmission completion.
4	FRAME	Frame mode enable.
5:7	GR[2:0]	Last transfer granularity.



15.2.25 Rx FIFO Alarm (2x6E)—RFALARM[1, 2, 3]

Table 15-44. Rx FIFO Alarm (206E, 246E, 286E)—RFALARM[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Reserved				ALARM										
W		110301	veu													
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	ALARM	Alarm pointer.

15.2.26 Rx FIFO Read Pointer (2x72)—RFRPTR[1, 2, 3]

Table 15-45. Rx FIFO Read Pointer (2072, 2472, 2872)—RFRPTR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Reser	hov							R	PTR					
W		116361	veu							IX						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	R_PTR	Read pointer.

15.2.27 Rx FIFO Write Pointer (2x76)—RFWPTR[1, 2, 3]

Table 15-46. Rx FIFO Write Pointer (2076, 2476, 2876)—RFWPTR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rese	rved							W	/ PTR					
W		11030	veu							V V						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	Bit	Name	Description
Ī	0:3	_	Reserved
	4:15	W_PTR	Write pointer.

15.2.28 Rx FIFO Last Read Frame PTR (2x7A)—RFLRFPTR[1, 2, 3]

Table 15-47. Rx FIFO Last Read Frame PTR (207A, 247A, 287A)—RFLRFPTR[1, 2, 3]


	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Reser	ved								LFP					
W		110001	vca													
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



	Bit	Name	Description							
Ī	0:3	_	served							
	4:15	LFP	Last Frame Pointer.							

15.2.29 Rx FIFO Last Write Frame PTR (2x7C)—RFLWFPTR[1, 2, 3]

Table 15-48. Rx FIFO Last Write Frame PTR (207C, 247C, 287C)—RFLWFPTR[1, 2, 3]



Bit	Name	Description						
0:3	_	Reserved						
4:15	LFP	ast Frame Pointer.						

15.2.30 Tx FIFO Data (2x80)—TFDATA[1, 2, 3]

The RFDATA register (2060, 2460, 2860) is for test use and not used in normal operation.

15.2.31 Tx FIFO Status (2x84)—TFSTAT[1, 2, 3]

Table 15-49. Tx FIFO Status (2084, 2484, 2884)—TFSTAT[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		_			e[3]	e[2]	e[1]	e[0]		_		05	ED	-	RM	<u></u>
W		Rese	rvea		Fram	Fram	Fram	Fram	Rsvd	Error	UF	OF	FR	FULL	ALA	EMP
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:7	Frame[3:0]	Frame indicator
8	_	Reserved
9	Error	FIFO error
10	UF	Underflow
11	OF	Overflow
12	FR	Frame ready
13	FULL	Full
14	ALARM	High or low alarm
15	EMPTY	FIFO Empty





15.2.32 Tx FIFO Control (2x88)—TFCNTL[1, 2, 3]

Table 15-50. Tx FIFO Control (2088, 2488, 2888)—TFCNTL[1, 2, 3]

	msb 0	1	2	3	4	5	6	7 Isb	
R	Reserved		WFR	COMP	FRAME		GR[2:0]		
W			VVIIX	COM	III		ON[Z.0]		
RESET:	1	0	0	0	0	0	0	0	

Bit	Name	Description
0:1	_	Reserved
2	WFR	Write frame.
3	COMP	Re-enable requests on frame transmission completion.
4	FRAME	Frame mode enable.
5:7	GR[2:0]	Last transfer granularity.

15.2.33 Tx FIFO Alarm (2x8E)—TFALARM[1, 2, 3]

Table 15-51. Tx FIFO Alarm (208E, 248E, 288E)—TFALARM[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb	
R	Reserved					ALARM											
W										A							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

	Bit	Name	Description
Ī	0:3	_	Reserved
	4:15	ALARM	Alarm pointer.

15.2.34 Tx FIFO Read Pointer (2x92)—TFRPTR[1, 2, 3]

Table 15-52. Tx FIFO Read Pointer (2092, 2492, 2892)—TFRPTR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rese	hav			R PTR										
W		116361	veu							11						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	R_PTR	Read pointer.



15.2.35 Tx FIFO Write Pointer (2x96)—TFWPTR[1, 2, 3]

Table 15-53. Tx FIFO Write Pointer (2096, 2496, 2896)—TFWPTR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Reserved				W_PTR										
W		Reserved								VV						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	W_PTR	Write pointer.

15.2.36 Tx FIFO Last Read Frame PTR (2x9A)—TFLRFPTR[1, 2, 3]

Table 15-54. Tx FIFO Last Read Frame PTR (209A, 249A, 289A)—TFLRFPTR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Reser	hav								LFP					
W		116361	veu								LII					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	LFP	Last Frame Pointer.

15.2.37 Tx FIFO Last Write Frame PTR (2x9C)—TFLWFPTR[1, 2, 3]

Table 15-55. Tx FIFO Last Write Frame PTR (209C, 249C, 289C)—TFLWFPTR[1, 2, 3]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Reserved									I FD					
W		Reserved									LII					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:3	_	Reserved
4:15	LFP	Last Frame Pointer.





15.3 PSC Module Signal Definitions

Figure 15-2 shows both external and internal signal groups.




Figure 15-2. Block Diagram—PSC

An internal interrupt request signal (\overline{IRQ}) is provided to notify the Interrupt Controller of an interrupt condition. The output is the logical NOR of unmasked PISRn bits. The interrupt level of a PSC module is programmed in the Interrupt Controller in the system integration module (SIM). The PSC can use the autovector for the programmed interrupt level or supply the vector from the PIVRn when the PSC interrupt is acknowledged.

The interrupt level, priority, and auto-vectoring capability is programmed in SIM register ICR4 for PSC3 and ICR5 for PSC1.

The PSC can automatically transfer data using the DMA, rather than interrupting the core. When PIMR[FFULL] is 1 and Rx FIFO is full, it can send an interrupt to a DMA channel so the FIFO data can be transferred to memory. Note also that PSC3 and PSC1 interrupt requests are connected to DMA channel 2 and channel 3, respectively.

Table 15-56 briefly describes the PSC module signals.

NOTE: The terms "assertion" and "negation" are used to avoid confusion between active-low and active-high signals.

- Asserted indicates a signal is active, independent of the voltage level
- negated indicates a signal is inactive.





Table 15-56. PSC Module Signals

Signal	Description
TxD	Transmitter Serial Data Output—In UART mode, TxD is held high (mark condition) when Tx is disabled, idle, or operating in the local loop-back mode. Data is shifted out on TxD on the falling edge of the clock source, with the least significant bit (lsb) sent first. For modem mode, TxD is held low when Tx is disabled or idle. Data is shifted out on TxD on the rising edge of the clock signal driving CTS input. Transfers can be specified as either lsb or msb first.
RxD	Receiver Serial Data Input—Data received on RxD is sampled on the rising edge of the clock source, with the lsb received first. For modem mode, data received on RxD is sampled on the falling edge of the clock signal driving PSC1 and PSC CTS input. Transfers can be specified as either lsb or msb first.
CTS	Clear-to-Send—This input can generate an interrupt on a change of state. For modem mode, CTS must be driven by the serial bit-clock from the external CODEC or AC97 Controller.
RTS	Request-to-Send—This output can be programmed to be negated or asserted automatically by either Rx or Tx. When connected to a transmitter CTS, RTS can control serial data flow. For PSC1 and PSC2 in AC97 mode, RTS serves as the frame sync or start-of-frame (SOF) output to the external AC97 Controller. When this mode is used, the AC97 BIT_CLK, which is input on CTS, is divided by 256.
TIN1	Timer Input—When PSC1 and PSC2 in modem mode is used as an 8- or 16-bit CODEC interface, TIN1 must be driven by the frame sync or SOF output from the external CODEC. SOF is sampled on the falling edge of the bit-clock driving CTS. TIN1 can still be used in all timer modes except capture mode when PSC1, 2, 3 is being used as an 8- or 16-bit CODEC interface.

Figure 15-3 shows a signal configuration for a PSC/RS-232 interface.




Figure 15-3. PSC/RS-232 Interface

Figure 15-3 shows a signal configuration for a PSC1/CODEC and PSC2/CODEC interface.








Figure 15-4. PSC1/CODEC and PSC2/CODEC Interface

Figure 15-5 shows a signal configuration for a PSC1/CODEC and PSC2/CODEC interface. An MGT5100 general-purpose I/O (GPIO) is used as a reset to the AC97 device.




Figure 15-5. PSC1/AC97 and PSC2/AC97 Interface

15.4 PSC Operation

This section describes operation of the clock source generator, transmitter, and receiver.

15.4.1 Transmitter/Receiver Clock Source

CLKIN serves as the basic timing reference for the clock source generator logic, which consists of a Clock Generator and a programmable 16-bit divider dedicated to the PSC. The Clock Generator cannot produce standard baud rates if CLKIN is used, so the 16-bit divider should be used.

15.4.1.1 Programmable Divider

Figure 15-6 shows the PSC Tx and Rx clock source. CLKIN supplies an asynchronous clock source that is divided by 32, then divided by the 16-bit value programmed in PDU*n* and PDL*n*. See Section 15.4.1.3.








Figure 15-6. Clocking Source Diagram

15.4.1.2 Calculating Baud Rates

The following sections describe how to calculate baud rates.

15.4.1.3 CLKIN Baud Rates

When CLKIN is the PSC clocking source, it goes through a divide-by-32 prescaler. It then passes through the 16-bit divider of the concatenated PDU*n* and PDL*n* registers. Using a 54MHz CLKIN, the baud-rate calculation is as follows:

Baudrate =
$$\frac{54 \text{ MHz}}{[32 \text{ x divider}]}$$

Let baud rate = 9600; the divider can be calculated as follows:

Divider =
$$\frac{54 \text{ MHz}}{[32 \times 9600]}$$
 = 176 (decimal) = 0x00B0

Therefore PDUn = 0x00 and PDLn = 0xB0.

15.4.1.4 External Clock

An external source clock (TIN) can be used as is or divided by 16.





15.4.2 Transmitter and Receiver Operating Modes

Figure 15-7 is a functional block diagram of Tx and Rx showing command and operating registers. The sections below give an overview; details are given in Section 15.2.




Figure 15-7. Functional Diagram—Tx and Rx

15.4.2.1 Transmitting in UART Mode

The transmitter is enabled through the PSC command register (CRn). When it is ready to accept a character, the PSC sets SRn[TxRDY]. The transmitter converts parallel data from the CPU to a serial bit-stream on TxD. It automatically sends a start bit followed by:

- the programmed number of data bits
- an optional parity bit
- the programmed number of stop bits

The lsb is sent first. Data is shifted from the Tx output on the falling edge of the clock source.

After the stop bits are sent, if no new character is in the Tx holding register, the TxD output remains high (mark condition) and the Tx empty bit, SRn[TxEMP], is set. Transmission resumes and TxEMP is cleared when the CPU loads a new character into the PSC Tx buffer (TBn).

- If the transmitter receives a disable command, it continues until any character in the Tx shift register is completely sent.
- If the transmitter is reset through a software command, operation stops immediately (see Section 15.4.2.1).






NOTE: The transmitter is re-enabled through the CR*n* to resume operation after a disable or software reset.

- If the clear-to-send operation is enabled, CTS must be asserted for the character to be transmitted.
- If CTS is negated in the middle of a transmission, the character in the shift register is sent and TxD remains in mark state until CTS is reasserted.
- If the transmitter is forced to send a continuous low <u>condition</u> by issuing a send break command, the transmitter ignores the state of CTS.
- If the transmitter is programmed to automatically negate RTS when a message transmission completes, RTS must be asserted manually before a message is sent.

In applications in which the transmitter is disabled after transmission is complete and RTS is appropriately programmed, RTS is negated one bit-time after the character in the shift register is completely transmitted. The transmitter must be manually re-enabled by reasserting RTS before the next message is to be sent.

Figure 15-8 shows the transmitter functional timing information.



NOTE:

- 1. Cn = transmit characters
- 2. W = write
- 3. PMR2n[TxCTS] = 1
- 4. PMR2n[TxRTS] = 1

Figure 15-8. Timing Diagram—Transmitter





15.4.2.2 Transmitter in Modem Mode

After a hardware reset, PSC1, 2, and 3 are in UART mode. PSC1, 2, or 3 can be put in one of the modem modes by writing the appropriate value for MODCTL[MODE]. The other MODCTL fields should be initialized at the same time. Set the Tx FIFO threshold.

Figure 15-9 shows a CODEC interface (Isb first) timing diagram example.




Figure 15-9. Timing Diagram—16-Bit CODEC Interface (Isb First)

Figure 15-10 shows a CODEC interface (msb first) timing diagram example.




Figure 15-10. Timing Diagram—8-Bit CODEC Interface (msb First)

Figure 15-11 shows a AC97 interface timing diagram example.




Figure 15-11. Timing Diagram—AC97 Interface

For more AC97 Controller interface information, refer to the *Audio CODEC'97 Component Specification*.



When interfaced to an 8- or 16-bit CODEC (MODCTL[MODE]=01 or 10), PSC1, 2, and 3 starts to send a sample during the 1-bit clock cycle after the rising edge of frame sync, according to the value of MODCTL[DTS1]. The frame sync pulse width makes no difference. MODCTL[SHDIR] controls whether bits are shifted out msb or lsb first. After the 8- or 16-bit sample is sent, 0s are sent until the next frame sync.

When interfacing to an AC97 Controller (MODCTL[MODE]=11), PSC1 and PSC2 starts transmitting time slot 1 data, one bit-clock cycle after the rising edge of frame sync, regardless of the value of MODCTL[DTS1]. However, MODCTL[SHDIR] must be 0, because the shift order must be msb first. PSC1 and PSC2 divides the bit-clock by 256 to generate a frame sync pulse that is high for 16-bit clock cycles. The transmitter sends 0s until the receiver detects the CODEC-ready condition (1 in the first bit of a new frame).

Because Rx data is sampled on the falling edge of the bit-clock, for transmit purposes, the frame has already started when the receiver detects a CODEC-ready condition. For this reason, transmission starts at the next frame sync after the CODEC-ready condition is detected. PSC1 and PSC2 stops transmission at the end of the frame in which the first bit of the received frame is detected low (CODEC not ready). During transmission, PSC1 and PSC2 fills each of the 13 AC97 frame time slots with samples from the Tx FIFO.

15.4.2.3 AC97 Low-Power Mode

A General-Purpose I/O (GPIO) must be used as an AC97 reset output pin. PSC1 and PSC2 monitor the first three time slots of each Tx frame to detect the power-down condition for the AC97 digital interface. The power-down condition is detected as follows:

- 1. The first 3 bits of slot 1 must be set, indicating Tx frame and slots 1 and 2 are valid.
- 2. Slot 2 holds the power-down register (0x26) address in the external AC97 device.
- 3. Slot 3 has "1" in the fourth bit (bit 12/PR4 in power-down register 1), as defined in the AC97 specification.

Low-power mode can be left through either a warm or cold reset. The CPU does a warm reset by setting MODCTL[AWR] for at least 1 µs. This negates RTS, which is used as the frame sync output in AC97 mode. The CPU does a cold reset in two steps:

- 1. Writes 0 to whichever GPIO is being used as the active low AC97 reset pin for the minimum time specified in the AC97 specification.
- 2. Writes 0 to PSC1 or PSC2s MODCTL[ACRB] (bit 7). CPU sets bit after writing 1 to the GPIO used for the AC97 reset pin.

NOTE: Step 2 (above) is required so that PSC1 or PSC2 knows when an AC97 cold reset is occurring.

15.4.2.4 Receiver

The receiver is enabled through its CR*n*, as described in Section 15.2.6. Figure 15-12 shows the receiver functional timing.








Figure 15-12. Timing Diagram—Receiver

When the receiver detects a high-to-low (mark-to-space) transition of the start bit on RxD, the state of RxD is sampled. It samples each 16× clock for eight clocks, starting one-half clock after the transition (asynchronous operation) or at the next rising edge of the bit-time clock (synchronous operation).

- If RxD is sampled high, start bit is invalid; a valid start bit search begins again.
- If RxD is still low, a valid start bit is assumed and receiver continues sampling input at 1-bit time intervals at the theoretical center of the bit. This continues until the proper number of data bits and parity, if any, is assembled and 1 stop bit is detected.

RxD input data is sampled on the rising edge of the programmed clock source. The lsb is received first. Data is then transferred to a receiver holding register and PSR*n*[RxRDY] is set. If the character is less than 8bits, the most significant unused bits in the receiver holding register are cleared.

After the stop bit is detected, the receiver immediately looks for the next start bit.

- If a non-zero character is received without a stop bit (framing error) and RxD remains low for one-half of bit period after stop bit is sampled, the receiver operates as if a new start bit were detected. Parity error (PE), framing error (FE), overrun error (OE), and received break (RB) conditions set respective error and break flags in PSRn at the received character boundary and are valid only if PSRn[RxRDY] is set.
- If a break condition is detected (RxD is low for the entire character including the stop bit), a character of all 0s is loaded into the Receiver Holding Register (RHR) and PSRn[RB,RxRDY] are set. RxD must return to a high condition for at least one-half bit-time before a search for the next start bit begins.





The receiver will detect the beginning of a break in the middle of a character, if the break persists through the next character time.

- If the break begins in the middle of a character, the receiver places the damaged character in the Rx FIFO stack and sets the corresponding PSR*n* error bits and PSR*n*[RxRDY].
- If the break lasts until the next character time, the receiver places an all-0 character into the Rx FIFO and sets PSRn[RB,RxRDY].

15.4.2.5 PSC UART Mode

After a hardware reset, PSC is in UART mode and differs from PSC3 only with respect to receiver overrun, which is a function of Rx FIFO depth.

15.4.2.6 Receiver in Modem Mode (PSC1, PSC2, PSC3)

After a hardware reset, PSC is in UART mode. Modem modes are chosen by setting MODCTL[MODE]. Other MODCTL fields should be initialized at the same time. Set the Rx FIFO threshold.

In modem mode, the serial bit-clock is always an input to PSC1 and PSC2 (on \overline{CTS}). When interfacing to an 8- or 16-bit CODEC, frame sync is an input to PSC1 and PSC2 (on TIN1). When an AC97 Controller is used, PSC1 and PSC2 provides frame sync (on RTS).

Figure 15-9 and Figure 15-10 show PSC1 and PSC2-CODEC interface timing diagrams. Figure 15-11 shows an example timing diagram for the PSC1 and PSC2-AC97 interface.

When an 8- or 16-bit CODEC is specified (MODCTL[MODE]=01 or 10), PSC1 and PSC2 begin receiving a sample at either:

- the rising edge of frame sync, or
- 1 bit-clock cycle after the rising edge of frame sync, according to the MODCTL[DTS1] value.

The frame sync pulse width makes no difference. MODCTL[SHDIR] controls whether the sample is shifted in msb or lsb first. After the 8- or 16-bit sample is received, the receiver shift register shuts off until the next frame sync occurs.

When an AC97 Controller is specified (MODCTL[MODE]=11), PSC1 and PSC2 begin receiving time slot 1 data, 1 bit-clock cycle after the rising edge of frame sync, regardless of MODCTL[DTS1] value. However, MODCTL[SHDIR] must be 0, because the shift order must be msb first.

- Until the receiver detects the CODEC ready condition (1 in the first bit of a new frame), no data is put into the Rx FIFO for that frame.
- When a CODEC ready condition is detected, the receiver begins loading the Rx FIFO with the received time slot samples and continues to do so until a 0 is received in the first bit of a new frame.





15.4.2.7 FIFO Stack in PSC

The FIFO stack is used in the PSC receiver buffer logic. The stack consists of three receiver holding registers. The receive buffer consists of the FIFO and a receiver shift register connected to the RxD (see Figure 15-7). Data is assembled in the receiver shift register and loaded into the top empty receiver holding register position of the FIFO. Thus, data flowing from the receiver to the CPU is quadruple-buffered.

In addition to the data byte, the following are appended to each data character in the FIFO:

- three status bits
- parity error (PE)
- framing error (FE)
- received break (RB)

OE (overrun error) is not appended.

By programming the ERR bit in the channels mode register (PMR1*n*), status is provided in character or block modes.

PSR*n*[RxRDY] sets when at least one character is available to be read by the CPU. Reading the Rx buffer produces an output of data from the top of the FIFO stack. After the read cycle, data at the top of the FIFO stack and its associated status bits are popped and the Rx shift register can add new data at the bottom of the stack.

The FIFO-full status bit (FFULL) sets if all three stack positions are filled with data. Either the RxRDY or FFULL bit can be selected to cause an interrupt.

The two error modes are selected by PMR1*n*[ERR] as follows:

- In character mode (PMR1n[ERR]=0, status is given in PSRn for the character at the top of the FIFO.
- In block mode, PSRn shows a logical OR of all characters reaching the top of the FIFO stack since the last RESET ERROR STATUS command. Status is updated as characters reach the top of the FIFO stack.

Block mode offers a data-reception speed advantage where the software overhead of error-checking each character cannot be tolerated. Errors are not detected until the check is done at the end of an entire message; the faulting character is not identified.

In either mode, reading PSR*n* does not affect the FIFO. FIFO is popped only when the Rx buffer is read. PSR*n* should be read before reading the Rx buffer. If all three Rx holding registers are full, a new character is held in the Rx shift register until space is available. However, if a second new character is received, contents of the character in the Rx shift register is lost. The FIFOs are unaffected, and PSR*n*[OE] sets when the receiver detects the start bit of the new overrunning character.





To support flow control, the receiver can be programmed to automatically negate and assert RTS. In which case, the receiver automatically negates RTS when a valid start bit is detected and the FIFO stack is full. The receiver asserts RTS when a FIFO position becomes available. Overrun errors can be prevented by connecting RTS to the CTS input of the transmitting device.

NOTE: The receiver can still read characters in the FIFO stack if the receiver is disabled. If the receiver is reset, the FIFO stack, RTS control, all receiver status bits, and interrupt requests are reset. No more characters are received until the receiver is re-enabled.

15.4.2.8 FIFOs in PSC1 and PSC2

For PSC1 and PSC2, FIFOs can be accessed as longwords. Other properties are:

- 8-bit CODEC mode (MODCTL[MODE]=01):
 - Can access FIFOs either 1, 2, or 4 1-Byte samples at a time.
 - For one-sample access, the sample occupies internal data bus bits 31–24.
 - For two-sample access, the sample occupies internal data bus bits 31–16.
- 16-bit CODEC mode (MODCTL[MODE]=10):
 - Can access FIFOs 1 or 2 2-Byte samples at a time.
 - For one-sample access, the sample occupies internal data bus bits 31–16.
- AC97 mode (MODCTL[MODE]=11):
 - Must access FIFOs one sample at a time
 - Because time slot 1 has 16 bits, compared to 20 for all other time slots in a frame, time slot 1 data occupies internal data bus bits 31–16.
 - All 20-bit time slots occupy internal data bus bits 31–12 for Tx and Rx FIFOs.
 - In addition, when the Rx FIFO is being read, 1 in internal data bus bit 11 marks this sample as the first time slot of a new frame.

The Tx FIFO functions as follows:

- AC97 mode—Tx FIFO is effectively a 16x20 dual-port RAM to hold 16 20-bit AC97 time slots. One sample per time slot is written to Tx FIFO per internal bus cycle.
- For other modes the Tx FIFO is effectively 8x32:
 - 8-bit CODEC or as a PSC—Tx FIFO can hold 32 8-bit samples. 1, 2, or 4Bytes/samples can be written to Tx FIFO per internal bus cycle.
 - 16-bit CODEC—Tx FIFO can hold 16 16-bit samples. Either 1 or 2 16-bit samples can be written to Tx FIFO per internal bus cycle.





The Rx FIFO functions as follows:

- AC97 mode—Rx FIFO is effectively a 16x21 dual-port RAM to hold 16 20-bit AC97 time slots. The extra flag bit is set to indicate the first time slot of a new AC97 frame. One sample per time slot is read from Rx FIFO per internal bus cycle.
- For other modes, the Rx FIFO is effectively 8x32:
 - 8-bit CODEC or as a PSC—Rx FIFO holds 32 8-bit samples. 1, 2, or 4Bytes/ samples can be read from the Rx FIFO per internal bus cycle.
 - 16-bit CODEC—Rx FIFO holds 16 16-bit samples. Either 1 or 2 16-bit samples can be read from the Rx FIFO per internal bus cycle.

15.4.3 Looping Modes

The PSC can be configured to operate in various looping modes as shown in Figure 15-12. These modes are useful for local and remote system diagnostic functions and can be used by PSC1 and PSC2 in modem mode as well as PSC mode. The modes are described below and in Section 15.2.

The PSCs transmitter and receiver should be disabled when switching between modes. The selected mode is activated immediately on mode selection, regardless of whether a character is being received or transmitted.

15.4.3.1 Automatic Echo Mode

In automatic echo mode, shown in Figure 15-9, the PSC automatically resends received data bit-by-bit. The local CPU-to-receiver communication continues normally, but the CPU-to-transmitter link is disabled. In this mode, received data is clocked on the receiver clock and resent on TxD. The receiver must be enabled, but the transmitter need not be.




Figure 15-13. Automatic Echo

Because the transmitter is inactive, PSR*n*[TxEMP,TxRDY] is inactive and data is sent as it is received. Received parity is checked, but is not recalculated for transmission. Character framing is also checked, but stop bits are sent as they are received. A received break is echoed as received until the next valid start bit is detected.

15.4.3.2 Local Loop-Back Mode

Figure 15-14 shows how TxD and RxD are internally connected in local loop-back mode. This mode is for testing the operation of a local PSC module channel by sending data to the transmitter and checking data assembled by the receiver to ensure proper operations.





Figure 15-14. Local Loop-Back

Features of this local loop-back mode are:

- Transmitter and CPU-to-receiver communications continue normally.
- RxD input data is ignored.
- TxD data is held marking.
- The receiver is clocked by the transmitter clock.
- Transmitter must be enabled, but the receiver need not be enabled.

15.4.3.3 Remote Loop-Back Mode

In remote loop-back mode, shown in Figure 15-15, the channel automatically transmits received data bit-by-bit on the TxD output. The local CPU-to-transmitter link is disabled. This mode is useful in testing receiver and transmitter operation of a remote channel. For this mode, the transmitter uses the receiver clock.

Because the receiver is not active, received data cannot be read by the CPU and error status conditions are inactive. Received parity is not checked and is not recalculated for transmission. Stop bits are sent as they are received. A received break is echoed as received until the next valid start bit is detected.



Figure 15-15. Remote Loop-Back

15.4.4 Multidrop Mode

Setting PMR1*n*[PM] programs the PSC to operate in a WakeUp mode for multidrop or multiprocessor applications. In this mode, a master can transmit an address character followed by a block of data characters targeted for one of up to 256 slave stations.

Although slave stations have their channel receivers disabled, they continuously monitor the masters data stream. When the master sends an address character, the slave receiver channel notifies its respective CPU by setting PSRn[RxRDY] and generating an interrupt (if programmed to do so). Each slave station CPU then compares the received address to its station address and enables its receiver if it wishes to receive the subsequent data





characters or block of data from the master station. Slave stations not addressed continue monitoring the data stream. Data fields in the data stream are separated by an address character. After a slave receives a block of data, its CPU disables the receiver and repeats the process.

Figure 15-16 shows functional timing information for multidrop mode.




Figure 15-16. Timing Diagram—Multidrop Mode

A character sent from the master station consists of:

- a start bit
- · a programmed number of data bits
- an address/data (A/D) bit flag
 - A/D=1 indicates an address character
 - A/D=0 indicates a data character
- a programmed number of stop bits

A/D polarity is selected through PMR1n[PT]. PMR1n should be programmed before enabling the transmitter and loading the corresponding data bits into the Tx buffer.



In multidrop mode, the receiver continuously monitors the received data stream, regardless of whether it is enabled or disabled.

- If the receiver is disabled, it sets the RxRDY bit and loads the character into the receiver holding register FIFO stack, provided the received A/D bit is 1 (address tag). If the received A/D bit is 0 (data tag), the character is discarded.
- If the receiver is enabled, all received characters are transferred to the CPU through the receiver holding register stack during read operations.

In either case, data bits are loaded into the data portion of the stack while the A/D bit is loaded into the status portion of the stack normally used for a parity error (PSRn[PE]).

Framing error, overrun error, and break detection operate normally. The A/D bit takes the place of the parity bit. Parity is neither calculated nor checked. Messages in this mode may still contain error detection and correction information. One way to provide error detection if 8-bit characters are not required, is to use software to calculate parity and append it to the 5-, 6-, or 7-bit character.

15.4.5 Bus Operation

This section describes PSC module bus operation during read, write, and interrupt acknowledge cycles.

15.4.5.1 Read Cycles

The PSC module responds to reads with byte data. Reserved registers return 0s.

15.4.5.2 Write Cycles

The PSC module accepts write data as bytes. Write cycles to read-only or reserved registers complete normally without exception processing, but data is ignored.

NOTE: The PSC module is accessed by the CPU with zero wait states, as CLKIN is used for the PSC module.

15.4.5.3 Interrupt Acknowledge Cycles

The PSC module supplies an interrupt vector in response to a PSC IACK cycle. If PIVR*n* is not initialized to provide a vector number, a spurious exception is taken if an interrupt is generated. This works in conjunction with the Interrupt Controller, which allows a programmable priority level.





15.4.6 Programming

Figure 15-17 through Figure 15-21 shows the software programming flowchart. The following items are shown:

- PSC module initialization—(sheets 1 and 2) consists of SINIT and CHCHK. Before SINIT is called at system initialization, the calling routine allocates 2 words on the system stack. On return to the calling routine, SINIT passes PSC status data on the stack. If SINIT finds no errors, Tx and Rx are enabled. SINIT calls CHCHK to perform the checks. When called, SINIT places the PSC in local loop-back mode and checks for the following errors:
 - Transmitter never ready
 - Receiver never ready
 - Parity error
 - Incorrect character received
- I/O driver routine—(sheets 4 and 5) consists of INCH, the terminal input character routine that gets a character from the receiver, and OUTCH, which sends a character to the transmitter.
- Interrupt handling—(sheet 4) consists of SIRQ, which is executed after the PSC module generates an interrupt caused by a change-in-break (beginning of break). SIRQ then clears the interrupt source, waits for the next change-in-break interrupt (end of break), clears the interrupt source again, then returns from exception processing to the system monitor.

15.4.6.1 PSC Module Initialization Sequence

NOTE: PSC module registers can be accessed by word or byte operations, but only data Byte D[7:0] is valid.

Table 15-57 shows the PSC module initialization sequence.

Table 15-57. PSC Module Initialization Sequence

Register	Setting
PCR <i>n</i>	Reset the receiver and transmitter—PSC or modem modes.
	Reset the mode pointer (MISC[2–0] = 0b001)—PSC or modem modes.
PIVRn	Program the vector number for a PSC module interrupt—PSC or modem modes.
PIMR <i>n</i>	Enable the preferred interrupt sources—PSC or modem modes.
PACR <i>n</i>	Initialize the input enable control (IEC bit)—PSC mode only.
PCSR <i>n</i>	Select the receiver and transmitter clock. Use timer as source if required—PSC mode only.
PMR1n	If preferred, program operation of receiver ready-to-send (RxRTS bit)—PSC mode only. Select receiver-ready or FIFO-full notification (RxRDY/FFULL bit)—PSC or modem modes. Select character or block error mode (ERR bit)—PSC mode only. Select parity mode and type (PM and PT bits)—PSC mode only. Select number of bits per character (B/Cx bits)—PSC mode only.





Table 15-57. PSC Module Initialization Sequence (continued)

Register	Setting
PMR2n	Select the mode of operation (CMx bits)—PSC or modem modes. If preferred, program operation of transmitter ready-to-send (TxRTS)—PSC mode only. If preferred, program operation of clear-to-send (TxCTS bit)—PSC mode only. Select stop bit length (SBx bits)—PSC mode only.
RFALAR M	PSC1 and PSC2 only, PSC or modem modes—Choose Rx FIFO full threshold level.
PCR	
TFALAR M	PSC1 and PSC2 only, PSC or modem modes—Choose Tx FIFO empty threshold level.
MODCTL	Modem mode only
	Choose the desired modem mode.
	Choose whether msb or lsb is to be transferred first.
	Choose 0- or 1-bit delay between rising edge of frame sync and first bit of time slot 1.
	Choose 1 or 2 DMA channels to service PSC1 and PSC2.
	Activate/deactivate AC97 warm and cold resets.
PCR <i>n</i>	Enable the receiver and transmitter—PSC or modem modes.




Figure 15-17. Programming Flowchart—PSC Mode (sheet 1 of 5)









Figure 15-18. Programming Flowchart—PSC Mode (sheet 2 of 5)





Disable Transmitter


Restore to Original Mode

Return

Figure 15-19. Programming Flowchart—PSC Mode (sheet 3 of 5)










Figure 15-20. Programming Flowchart—PSC Mode (sheet 4 of 5)






Figure 15-21. Programming Flowchart—PSC Mode (sheet 5 of 5)









SECTION 16 INFRARED DATA ASSOCIATION (IRDA) INTERFACE

16.1 Overview

This document contains the following section:

IrDA Registers—MBAR + 0x2C00

16.1.1 Features

IrDA features include:

TBD

16.2 IrDA Registers—MBAR + 0x2C00

IrDA uses 35 32-bit registers. These registers are located at an offset from MBAR of 0x2C00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x2C00 + register address

Hyperlinks to the IrDA registers are provided below:

- SIR Mode 1 (2C00)—MR1
- MIR/FIR Modes (2C00)—MR1
- SIR Status (2C04)—SR
- MIR/FIR Status (2C04)—SR
- SIR/MIR/FIR Rx Buffers (2C0C)—RB
- Input Port SIR/MIR/FIR Change (2C10)—IPCR
- Interrupt SIR Status (2C14)—ISR
- Interrupt MIR/FIR Status (2C14)—ISR
- Counter Timer SIR Upper Bytes (2C18)—CTUR
- Counter Timer MIR/FIR Upper Bytes (2C18)— CTUR
- Interrupt Vector (2C30)—IVR
- IrDA Bit Set (2C38)—OP1
- IrDA Bit Reset (2C3C)—OP0
- Infrared SIR Control 1 (2C44)—IRCR1
- Infrared MIR/FIR Control 1 (2C44)—IRCR1
- Infrared SIR Divide (2C4C)—IRSDR
- Infrared MIR/FIR Divide (2C4C)—IRSDR

- SIR Mode 2 (2C00)—MR2
- MIR/FIR Modes (2C00)—MR2
- SIR Mode (2C04)—CSR
- Other Modes (2C04)—CSR
- SIR/MIR/FIR Tx Buffers (2C0C)—TB
- Auxiliary Control (2C10)—ACR
- Interrupt SIR Mask (2C14)—IMR
- Interrupt MIR/FIR Mask (2C14)—IMR
- Counter Timer SIR Lower Bytes (2C1C)—CTLR
- Counter Timer MIR/FIR Lower Bytes (2C1C)— CTLR
- IrDA Port (2C34)—IP
- SCC/IrDA SIR Control (2C40)—SICR
- SCC/IrDA MIR/FIR Control (2C40)—SICR
- Infrared SIR Control 2 (2C48)—IRCR2
- Infrared MIR/FIR Control 2 (2C48)—IRCR2
- Infrared MIR Divide (2C50)—IRMDR
- Infrared MIR Other Divide (2C50)—IRMDR
- Infrared FIR Divide (2C54)—IRFDR
- Infrared FIR Other Divide (2C54)—IRFDR





- Rx FIFO Number of Data (2C58)—RFNUM
- Rx FIFO Data (2C60)—RFDATA
- Rx FIFO Status (2C64)—RFSTAT
- Rx FIFO Control (2C68)—RFCNTL
- Rx FIFO Alarm (2C6E)—RFALARM
- Rx FIFO Read Pointer (2C72)—RFRPTR
- Rx FIFO Write Pointer (2C76)—RFWPTR
- Rx FIFO Last Read Frame Pointer (2C7A)—RFL-RFPTR
- Rx FIFO Last Write Frame Pointer (2C7C)—RFL-WFPTR

- Tx FIFO Number of Data (2C5C)—TFNUM
- Tx FIFO Data (2C80)—TFDATA
- Tx FIFO Status (2C84)—TFSTAT
- Tx FIFO Control (2C88)—TFCNTL
- Tx FIFO Alarm (2C8E)—TFALARM
- Tx FIFO Read Pointer (2C92)—TFRPTR
- Tx FIFO Write Pointer (2C96)—TFWPTR
- Tx FIFO Last Read Frame Pointer (2C9A)—TFL-RFPTR
- Tx FIFO Last Write Frame Pointer (2C9C)—TFL-WFPTR

16.2.1 Mode Register 1 (2C00)—MR1

Table 16-1. SIR Mode 1 (2C00)—MR1

	msb 0	1	2	3	4	5	6	7 lsb			
R			Rese	erved			RxIRQ/ FFULL	RxRTS			
RESET:	0	0	0	0	0	0	0	0			
	Table 16-2. MIR/FIR Modes (2C00)—MR1										
	msb 0	1	2	3	4	5	6	7 Isb			
R			RxIRQ/ FFULL	Reserved							
RESET:	0	0	0	0	0	0	0	0			

Bit	Name	Description
0:1	B/C	Bits per Character—Select the number of data bits per character to be sent. The values shown do not include start, parity, or stop bits. B/C is not used in modem mode. 00 = 5 bits 01 = 6 bits 10 = 7 bits 11 = 8 bits
2	PMT	Parity Type—PM and PT together select parity type (PM = 0x) or determine whether a data or address character is transmitted (PM = 11). PT is not used in modem mode. See Table 16-3.
3:4	PM	Parity mode—Selects the parity or multidrop mode for the channel. The parity bit is added to the transmitted character, and the receiver performs a parity check on incoming data. The value of PM affects PT, as shown in Table 16-3. PM is not used in modem mode.



Bit	Name	Description
5	ERR	Error mode—Configures the FIFO status bits, PSRn[RB,FE,PE]. This bit is not used in modem mode.
		0 = Character mode - PSR n values reflect the status of the character at the top of the FIFO. ERR must be 0 for correct A/D flag information when in multidrop mode.
		1 = Block mode—PSR <i>n</i> values are the logical OR of the status for all characters reaching the top of the FIFO, because the last Reset Error Status command for the channel was issued. See Section 16.2.8.
6	RxIRQ/	Receiver interrupt select—bit is used in PSC and modem modes.
	FFULL	0 = RxRDY is the source that generates IRQ
		1 = FFULL is the source that generates IRQ.
7	RxRTS	Receiver request-to-send—Allows RTS output to control the CTS input of the transmitting device to prevent receiver overrun. If both the receiver and transmitter are incorrectly programmed for RTS control, RTS control is disabled for both. Transmitter RTS control is configured in PMR2 <i>n</i> [TxRTS]. Not used in modem mode.
		$0 = \text{Receiver has no effect on } \overline{\text{RTS}}$. $1 = \text{When a valid start bit is received, } \overline{\text{RTS}}$ is negated if the PSC's FIFO is full. $\overline{\text{RTS}}$ is reasserted when the FIFO has an empty position available.

Table 16-3. Parity Mode/Parity Type Definitions

PM	Parity Mode	Parity Type (PT=0)	Parity Type (PT=1)				
00	With parity	Even parity	Odd parity				
01	Force parity	Low parity	High parity				
10	No parity	n/a	а				
11	Multidrop mode	Data character	Address character				

16.2.2 Mode Register 2 (2C00)—MR2

Table 16-4. SIR Mode 2 (2C00)—MR2



R Reserved CM RESET: 0





Bit	Name	Description
0:3	SB	Stop-Bit (length control)—Selects the stop bit length that is appended to the transmitted character. Stop-bit lengths of 9/16th to 2 bits are programmable for 6-, 8-bit characters. Lengths of 1 1/16th to 2 bits are programmable for 5-bit characters. In all cases, the receiver checks only for a high condition at the center of the first stop-bit position, that is, one bit-time after the last data bit or after the parity bit, if parity is enabled. If an external 1x clock is used for the transmitter, clearing bit 3 selects 1 stop bit and setting bit 3 selects 2 stop bits for transmission. Not used in modem mode. See Table 16-6.
4	TxCTS	Transmitter clear-to-send—If both TxCTS and TxRTS are enabled, TxCTS controls the operation of the transmitter. TxCTS is not used in modem mode. 0 = CTS has no effect on the transmitter. 1 = Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. ¤ If CTS is asserted, the character is sent ¤ if it is negated, the channel TxD remains in a high state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission.
5	TxRTS	Transmitter ready-to-send—Controls negation of RTS to automatically terminate a message transmission. Attempting to program a receiver and transmitter in the same channel for RTS control is not permitted and disables RTS control for both. TxRTS is not used in modem mode. 0 = The transmitter has no effect on RTS. 1 = In applications where the transmitter is disabled after transmission completes, setting this bit automatically clears UOP[RTS] one bit-time after any characters in the channel transmitter shift and holding registers are completely sent, including the programmed number of stop bits.
6:7	СМ	Channel mode—Selects a channel mode. CM is used in both UART and modem modes. 00 = Normal 01 = Automatic echo 10 = Local loop-back 11 = Remote loop-back

Table 16-6. Stop-Bit Lengths

SB	5 Bits	6-8 Bits	SB	5 Bits	6-8 Bits	SB	5–8 Bits	SB	5–8 Bits
0000	1.063	0.563	0100	1.313	0.813	1000	1.563	1100	1.813
0001	1.125	0.625	0101	1.375	0.875	1001	1.625	1101	1.875
0010	1.188	0.688	0110	1.438	0.938	1010	1.688	1110	1.938
0011	1.250	0.750	0111	1.500	1.000	1011	1.750	1111	2.000

16.2.3 SIR Status Register (2C04)—SR

This is a read-only register.





Table 16-7. SIR Status (2C04)—SR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R				Rese	rved				RxRDY	FFULL	TxRDY	TxEMP	OE	PE	FE	RB
W		Used by CSR														
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	_	Reserved
8	RxRDY	Receiver Ready (in PSC or modem modes)
		0 = The CPU has read the receiver buffer and no characters remain in the FIFO after this read.
		1 = One or more characters were received and are waiting in the receiver buffer FIFO.
9	FFULL	FIFO Full
		PSC3:
		0 = The FIFO is not full, but may hold up to two unread characters.
		1 = A character was received and is waiting in the receiver buffer FIFO.
		PSC1 and PSC2 (in PSC or modem modes):
		1 = Rx FIFO is full, as defined by the RFALARM. FFULL sets as soon as the number of bytes in the Rx FIFO exceeds the RFALARM value, due to the transfer of a sample (1 or 2Bytes) from the Rx shift register to the Rx FIFO.
10	TxRDY	Transmitter Ready
		PSC3:
		0 = The CPU loaded the transmitter holding register or the transmitter is disabled.
		1 = The transmitter holding register is empty and ready for a character. TxRDY sets when a character is sent to the transmitter shift register and when the transmitter is first enabled. If the transmitter is disabled, characters loaded into the transmitter holding register are not sent.
		PSC1 and PSC2 (in PSC or modem modes):
		0 = The transmitter FIFO is not empty, or the transmitter is disabled.
		1 = The transmitter FIFO is empty, as defined by TFALARM. TxRDY sets when the number of bytes in the Tx FIFO falls to, or below, the TFALARM value, due to the transfer of a sample (1 or 2Bytes) from the Tx FIFO to the Tx shift register.
11	URERR	Underrun Error
		0 = No error
		1 = Underrun error occurred. When the transmitter intended to send, there was no data in the TXFIFO. This bit is cleared by the CR RESET ERROR COMMAND.
12	OE	Overrun Error—Indicates whether an overrun occurs. OE also functions this way for
		PSC1 and PSC2 in modem mode. For purposes of overrun, FIFO full means all space
		in the FIFO is occupied; the Rx FIFO threshold is irrelevant to overrun.
		0 = No overrun occurred.
		1 = One or more characters in the received data stream were lost. OE sets on receipt of a new character when the FIFO is full and a character is already in the shift register waiting for an empty FIFO position. When this occurs, the character in the receiver shift register and its break detect, framing error status, and parity error, if any, are lost. OE is cleared by the PCRn RESET ERROR STATUS command.





Bit	Name	Description
13	PE	Parity Error—valid only if RxRDY = 1. PE is not used (always 0) in modem mode.
		 0 = No parity error occurred. 1 = If PMR1n[PM] = 0x (with parity or force parity), the corresponding FIFO character was received with incorrect parity. If PMR1n[PM] = 11 (multidrop), PE stores the received A/D bit.
14	FE	Framing Error—not used (always 0) in modem mode.
		0 = No framing error occurred. 1 = No stop bit was detected when the corresponding data character in the FIFO was received. The stop bit-check occurs in the middle of the first stop bit position. FE is valid only when RxRDY = 1.
15	RB	Received Break—detects breaks that originate in middle of a received character. Such a break must persist until end of the next detected character time. RB is not used (always 0) in modem mode.
		0 = No break received. 1 = An all-0 character of the programmed length was received without a stop bit. RB is valid only when RxRDY = 1. Only a single FIFO position is occupied when a break is received. Further entries to the FIFO are inhibited until RxD returns to the high state for at least one-half bit-time, which is equal to two successive edges of the PSC clock.

16.2.4 MIR/FIR Status Register (2C04)—SR

This is a read-only register.

Table 16-8. MIR/FIR Status (2C04)—SR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			Re	eserve	d			DEOF	RxRDY	FFULL	TxRDY	URERR	OE	CRCERR	PHYERR	EOF
W								Used	by C	SR						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:6		Reserved
7	DEOF	Detect EOF
		0 = RX has not received an EOF.
		1 = RX has received EOF at least one time. Reading SR clears this bit.
8	RxRDY	Receiver Ready (in PSC or modem modes)
		0 = CPU has read Rx buffer and no characters remain in FIFO after this read.
		1 = One or more characters were received and are waiting in Rx buffer FIFO.



Bit	Name	Description
9	FFULL	FIFO Full
		PSC3:
		0 = FIFO is not full, but may hold up to two unread characters.
		1 = A character was received and is waiting in the Rx buffer FIFO.
		PSC1 and PSC2 (in PSC or modem modes):
		1 = Rx FIFO full, as defined by RFALARM. FFULL sets as soon as the number of bytes in Rx FIFO exceeds RFALARM value, due to sample transfer (1 or 2Bytes) from Rx shift register to Rx FIFO.
10	TxRDY	Transmitter Ready
		PSC3:
		0 = CPU loaded Tx holding register or Tx is disabled.
		1 = Tx holding register is empty and ready for a character. TxRDY sets when a character is sent to Tx shift register and when Tx is first enabled. If Tx is disabled, characters loaded into Tx holding register are not sent.
		PSC1 and PSC2 (in PSC or modem modes):
		0 = Tx FIFO not empty, or Tx is disabled.
		1 = The Tx FIFO is empty, as defined by TFALARM. TxRDY sets when number of bytes in Tx FIFO falls to, or below, TFALARM value, due to sample transfer (1 or 2Bytes) from Tx FIFO to Tx shift register.
11	URERR	Underrun Error
		0 = No error
		1 = Underrun error occurred. When Txintended to send, there was no data in the TXFIFO. This bit is cleared by the CR RESET ERROR COMMAND.
12	OE	Overrun error. Indicates whether an overrun occurs. OE also functions this way for
		PSC1 and PSC2 in modem mode. (For purposes of overrun, FIFO full means all
		space in the FIFO is occupied; the Rx FIFO threshold is irrelevant to overrun.)
		0 = No overrun occurred.
		1 = One or more characters in the received data stream have been lost. OE sets on receipt of a new character when the FIFO is full and a character is already in the shift register waiting for an empty FIFO position. When this occurs, the character in the receiver shift register and its break detect, framing error status, and parity error, if any, are lost. OE is cleared by the RESET ERROR STATUS command in PCRn.
13	CRCERR	CRC error.
		0 = No error. 1 = The CRC value was not correct. This bit can be cleared by the reset error command in the CR.
14	PHYERR	Physical layer error.
		0 = No error.
		1 = In MIR mode, this denotes that the RX received an abort. In FIR mode, this denotes that there was a decode error. This bit can be cleared by the reset error status command in the CR.
15	EOF	End of frame.
		0 = The next byte to be read from the RX-FIFO is not the last one of the frame. 1 = The next byte to be read from the RX-FIFO is the last one of the frame. This bit is effective when RxRDY=1.






16.2.5 Clock-Select Register (2C04)—CSR

This write-only clock-select register selects an external clock on the TIN input (divided by 1 or 16) or a prescaled CLKIN as the clocking source for the transmitter and receiver.

The transmitter and receiver can use different clock sources. To use CLKIN for both, set CSR to 0xDD.

Table 16-9. SIR Mode (2C04)—CSR



Bit	Name	Description
0:3	TCS	Transmitter clock select. Selects the clock source for the transmitter channel. 1101 = Prescaled CLKIN 1110 = TIN divided by 16 1111 = TIN
4:7	RCS	Receiver clock select. Selects the clock source for the receiver channel. 1101 = Prescaled CLKIN 1110 = TIN divided by 16 1111 = TIN
8:15	_	Reserved

16.2.6 Rx Buffers (2C0C)—RB

This is a read-only register.

Table 16-11. SIR/MIR/FIR Rx Buffers (2C0C)—RB

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		RB[0:19]														
W							U	sed b	у Тх В	uffer						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		RB[0	:19]		SOF		Reserved									
W		Used by Tx Buffer														
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Name	Description
7:0	RB	Received data, 8-bit. This comes from RX-FIFO. Since the bus size is 32 bits, 4 words can be read at one time. In that case, RB[7:0] in the bit[31:24] is the word received earliest in the 4 words.
15:0	RB	Received data, 16-bit. Since the bus size is 32 bits, 2 words can be read at one time.
19:0	RB	Received data, 20-bit. Since the first slot is only 16 bits wide, it is stored in RB[19:4]
20	SOF	Start of frame.
		0 = RB[0:19] is not the first one.
		1 = RB[0:19] is the first one. The number 0 slot is called the TAG slot. In this case, the data width is 16bits and RB[19:4] are effective.

16.2.7 Tx Buffers (2C0C)—TB

This is a write-only register.

Table 16-12. SIR/MIR/FIR Tx Buffers (2C0C)—TB

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R							U	sed b	y Rx B	uffer						
W								TB	[0:19]							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R							U	sed b	y Rx B	uffer						
W		TB[0	:19]							Re	served					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	TB	Transmit data, 8-bit. Since bus size is 32 bits, 4 words can be read at one time.
		Upper-bit data is stored before lower-bit data.
0:15	TB	Transmit data, 16-bit. 2 words can be written at once. Upper-bit data is stored before lower-bit data.
0:19	TB	Transmit data, 20-bit. Since the first slot is only 16 bits wide, it is stored in RB[19:4]
20:31	_	Reserved

16.2.8 Input Port Change (2C10)—IPCR

The read-only IPCR register shows the current state and change-of-state for the modem control input port.

Table 16-13. Input Port SIR/MIR/FIR Change (2C10)—IPCR

	msb 0	1	2	3	4	5	6	7 Isb
R	CTS	DCD	Rese	rved	D_CTS	D_DCD	Reserved	SYNC
W				Use	d by ARC			
RESET:	0	0	0	0	0	0	0	0





Bit	Name	Description
0	CTS	Current state of CTS port. This input is double latched and same as DCD of IP.
		0 = The current state of the CTS input port is low.
		1 = The current state of the CTS input port is high.
1	DCD	Current state of DCD port. This input is double latched and same as DCD of IP.
		0 = The current state of the DCD input port is low.
		1 = The current state of the DCD input port is high.
2:3	_	Reserved
4	D_CTS	Delta CTS.
		0 = No change-of-state has occurred since the last time the CPU read the IPCR. A read of the IPCR also clears the UISR D_CTS bit.
		1 = A change of state, lasting a certain time has occurred at scc_cts_b input. When this bit is set, the ACR can be programmed to generate an interrupt to the processor.
5	D_DCD	Delta DCD.
		0 = No change-of-state has occurred since the last time the CPU read the IPCR. A read of the IPCR also clears the UISR D_DCD bit.
		1 = A change of state, lasting more than a certain time (1/16 or 1bit duration determined by the CSR, CTUR and CTLR) has occurred at scc_dcd_b input. When this bit is set, the ACR can be programmed to generate an interrupt to the processor.
6	_	Reserved
7	SYNC	Sync detected.
		0 = Has not detected sync.
		1 = Detected sync (ext_clk=1 in modem8/modem16 or scc_rts_b=1 in AC97 mode)

16.2.9 Auxiliary Control (2C10)—ACR

The write-only ACR register controls Tx/Rx handshaking.

Table 16-14. Auxiliary Control (2C10)—ACR

	msb U	1	2	3	4	5	6	/ ISD
R				Used	by IPCR			
W	IEC0	IEC1			Re	served		
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0	IEC0	Interrupt enable control for D_CTS.
		0 = D_CTS has no effect on the IPC in the ISR.
		1 = When the D_CTS becomes high, IPC bit in the ISR sets (causing an interrupt if mask is not set).
1	IEC1	Interrupt enable control for D_DCD.
		 0 = D_DCD has no effect on the IPC in the ISR. 1 = When the D_DCD becomes high, IPC bit in the ISR sets (causing an interrupt if mask is not set).
2:7	_	Reserved



16.2.10 Interrupt Status (2C14)—ISR

The read-only ISR register provides status for all potential interrupt sources. Register contents are masked by the IMR.

- If an ISR flag sets and the corresponding IMR bit is also set, the internal interrupt output is asserted.
- If the corresponding IMR bit is cleared, the ISR bit state has no effect on the output.

Table 16-15. Interrupt SIR Status (2C14)—ISR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R				Rese	rved				TxRDY	RxRDYFFULL	DB		Rese	erved		IPC
W								Use	d by IN	/IR						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 16-16. Interrupt MIR/FIR Status (2C14)—ISR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			Re	serve	d			DEOF	TxRDY	RxRDYFFULL		R	eserve	d		IPC
W								Used	d by IN	/IR						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:6	_	Reserved
7	DEOF	Detect End of Frame
		0 = RX did not receive an EOF after the last read SR command.
		1 = RX received the EOF in the frame. In this case, the interrupt and request can be asserted even if the RX-FIFO number is less than the threshold and MR1[6]=1.
8	TxRDY	Transmitter ready
		0 = There are more than or equal to the threshold data in the TX-FIFO or TX is not enabled.
		1 = The number of TX-FIFO data is less than the threshold and TX is enabled.
9	RxRDY	RX-FIFO over threshold (selected if MR1[6]=1).
	FFULL	0 = RX-FIFO number is less than the threshold.
		1 = There is more than or equal number of data in the RX-FIFO.
10	DB	Delta Break
11:14	_	Reserved
15	IPC	Input port change interrupt.
		0 = IPC has no effect on the interrupt.
		1 = Enable the interrupt for IPC in the ISR register.





16.2.11 Interrupt Mask (2C14)—IMR

The write-only IMR register selects corresponding bits in the ISR that cause an interrupt.

- If one ISR bit sets and the corresponding IMR bit also sets, the internal interrupt output is asserted.
- If the corresponding bit in IMR is 0, the state of the ISR bit has no effect on the interrupt output. The IMR does not mask reading the ISR.

Table 16-17. Interrupt SIR Mask (2C14)—IMR




Table 16-18. Interrupt MIR/FIR Mask (2C14)—IMR

msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
-------	---	---	---	---	---	---	---	---	---	----	----	----	----	----	--------

R								Use	d by IS	SR						
W			Re	eserve	d			DEOF	TxRDY	RxRDYFFULL		R	eserve	d		IPC
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:6	_	Reserved
7	DEOF	Detect End of Frame.
		0 = RX has not received an EOF after the last read SR command.
		1 = RX received an EOF. In this case, the interrupt and request can be asserted even if the RX-FIFO number is less than the threshold and MR1[6]=1.
8	TxRDY	Transmitter ready.
		0 = There are more than or equal to the threshold amount of data in the TX-FIFO or TX is not enabled.
		1 = The number of data in TX-FIFO is less than the threshold and TX is enabled.
9	RxRDY	RX-FIFO over threshold. (selected if MR1[6]=1).
	FFULL	0 = The number of data in RX-FIFO is less than the threshold.
		1 = There is more than or equal number of data in RX-FIFO.
10	DB	Delta Break
11:14	_	Reserved
15	IPC	Input port change interrupt.
		0 = IPC has no effect on the interrupt.
		1 = Enable the interrupt for IPC in the ISR register.



16.2.12 Counter Timer Upper Bytes (2C18)—CTUR

These registers hold the upper bytes of the preload value used by the timer to provide a given baud rate.

Table 16-19. Counter Timer SIR Upper Bytes (2C18)—CTUR




Table 16-20. Counter Timer MIR/FIR Upper Bytes (2C18)—CTUR

	msb 0	1	2	3	4	5	6	7 Isb
R W				Re	served			
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description					
0:7	СТ	Baud rate prescale value. The baud rate is calculated as:					
		Baud rate = (system clock frequency) / (CT[15:0] x 16 x 2)					
		The minimum CT value is 1; 0 denotes the counter stop.					
0:7	_	Reserved					

16.2.13 Counter Timer Lower Bytes (2C1C)—CTLR

These registers hold the lower bytes of the preload value used by the timer to provide a given baud rate.

Table 16-21. Counter Timer SIR Lower Bytes (2C1C)—CTLR




Table 16-22. Counter Timer MIR/FIR Lower Bytes (2C1C)—CTLR

	msb 0	1	2	3	4	5	6	7 Isb					
R				C-	T[0·7]								
W		CT[0:7]											
RESET:	0	0	0	0	0	0	0	0					

Bit	Name	Description						
0:7	CT	Baud rate prescale value. The baud rate is calculated as:						
		Baud rate = (system clock frequency) / (CT[15:0] x 16 x 2)						
		The minimum CT value is 1; 0 denotes the counter stop.						
0:7		Reserved						





16.2.14 Interrupt Vector (2C30)—IVR

The IVR contains the internal interrupt 8-bit vector number used for all modes.

Table 16-23. Interrupt Vector (2C30)—IVR

	msb 0	1	2	3	4	5	6	7 Isb				
R				1\/1	R[0·7]							
W		IVR[0:7]										
RESET:	1	1	1	1	0	0	0	0				

Bit	Name	Description
0:7	IVR	Interrupt Vector—used for IP bus only. Default value is 8'h0f, which represents an
		uninitialized interrupt.

16.2.15 Input Port (2C34)—IP

This read-only IP register shows the current state of the input ports.

Table 16-24. IrDA Port (2C34)—IP

	msb 0	1	2	3	4	5	6	7 lsb			
R	CTS	DCD			Re	eserved					
W		Unused									
RESET:	0	0	0	0	0	0	0	0			


Bit	Name	Description					
0	CTS	Current state of the scc_cts_b input					
		0 = scc_cts_b is low					
		1 = scc_cts_b is high					
1	DCD	Current state of the scc_dcd_b input.					
		0 = scc_dcd_b is low					
		1 = scc_dcd_b is high					
2:5	_	Reserved					
6	TGL	Test usage. Toggle by frame sync.					
7	LPWR	Low power mode in AC97 mode					
		0 = CODEC is in low power mode.					
		1 = Usual operation.					



16.2.16 Output Port Bit Set (2C38)—OP1

This is a write-only register. Output ports are asserted by writing to this register.

Table 16-25. IrDA Bit Set (2C38)—OP1



Bit	Name	Description
0	RTS	Assert RTS output.
		0 = No operation 1 = Asserts output port scc_rts_b (scc_rts_b becomes 0).
1	RES	Assert RES output.
		0 = No operation
		1 = Asserts output port scc_res_b (scc_res_b becomes 0).
2:7	_	Reserved

16.2.17 Output Port Bit Reset (2C3C)—OP0

This is a write-only register. Output ports are negated by writing to this register.

Table 16-26. IrDA Bit Reset (2C3C)—OP0

	msb 0	1	2	3	4	5	6	7 lsb				
R				U	nused							
W	RTS	RES		Reserved								
RESET:	0	0	0	0	0	0	0	0				

Bit	Name	Description					
0	RTS	Assert RTS output.					
		0 = No operation					
		1 = Negates output port scc_rts_b (scc_rts_b becomes 1).					
1	RES	ssert RES output.					
		0 = No operation					
		1 = Negates output port scc_res_b (scc_res_b becomes 1).					
2:7	_	Reserved					



16.2.18 SCC/IrDA Control (2C40)—SICR

This register sets the main operation mode.

Table 16-27. SCC/IrDA SIR Control (2C40)—SICR

	msb 0	1	2	3	4	5	6	7 lsb	
R		SIM[0:2]		RxDCD	D Reserved				
W	311/1[0.2]			TODOD		11031	Sivou		
RESET:	0	0	0	0	0	0	0	0	

Table 16-28. SCC/IrDA MIR/FIR Control (2C40)—SICR

	msb 0	1	2	3	4	5	6	7 lsb
R		SIM[0:2]				Reserved		
W	311/1[0.2]					reserved		
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description								
0:2	SIM[0:2]	SCC/IrDA operation mode.								
		CAUTION : When the operating mode change occurs, all Rx/Tx and error statuses are reset. Rx and Tx are disabled.								
		000 = UART								
		001 = 8-bit soft modem								
		010 = 16-bit soft modem								
		011 = AC97								
		100 = SIR								
		101 = MIR								
		110 = FIR								
		111 = Illegal								
3	RxDCD	Receiver DCD control.								
		0 = scc_dcd_b input is ignored.								
		1 = scc_dcd_b input is effective.								
4:7	_	Reserved								

16.2.19 Infrared Control 1 (2C44)—IRCR1

This register controls the configuration in IrDA mode.

Table 16-29. Infrared SIR Control 1 (2C44)—IRCR1

	msb 0	1	2	3	4	5	6	7 lsb
R			Reserved			FD	Reserved	SPUL
W			reserved	10	reserved	OI OL		
RESET:	0	0	0	0	0	0	0	0



Table 16-30. Infrared MIR/FIR Control 1 (2C44)—IRCR1

	msb 0	1	2	3	4	5	6	7 Isb
R		Reserved		INVCRC	CRCEN	FD	SIPEN	SPUL
W	Reserved			INVOICO	OIXOLIN	10	Oll LIV	OI OL
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0:2	_	Reserved
3	INVCRC	Invert CRC output enable.
		0 = The MIR/FIR transmitter sends abort for an underrun error.
		1 = Send inverted CRC when an underrun error occurred.
4	CRCEN1	CRC output enable.
		0 = TX doesn't add CRC and the RX doesn't compare the CRC value.
		1 = TX adds CRC after the last data byte and the MIR/FIR receiver outputs CRC error if the CRC value of the received flame is incorrect.
5	FD	Full duplex enable.
		0 = The receiver in IrDA mode is disabled while the TX is busy.
		1 = The receiver in IrDA mode is not disabled while the TX is busy. Bit should not be set in usual operations. In loop-back channel mode, CM=10, bit automatically sets.
6	SIPEN	Send SIP enable after every frame
		0 = SIP is sent only when the SIPREQ bit in the IRCR2 becomes high.
		1 = The TX always send 1.6 μ s SIP after the STO flag in order to inform slow speed devices that higher speed device is connecting.
7	SPUL	SIR pulse width.
		0 = SIR pulse width is 3/16 of the bit duration.
		1 = SIR pulse width is 1.6 μs

16.2.20 Infrared Control 2 (2C48)—IRCR2

This register sets some requests for the TX or the TX-FIFO.

Table 16-31. Infrared SIR Control 2 (2C48)—IRCR2

	msb 0	1	2	3	4	5	6	7 lsb
R				Po	served			
W				110	361 VGU			
RESET:	0	0	0	0	0	0	0	0

Table 16-32. Infrared MIR/FIR Control 2 (2C48)—IRCR2

	msb 0	1	2	3	4	5	6	7 Isb
R			Reserved			SIPREQ	ABORT	NXTEOF
W			reserved			OII IVEQ	ABOILT	IVXILOI
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0:4	_	Reserved





Bit	Name	Description
5	SIPREQ	Request to send SIP.
		0 = No operation 1 = If TX becomes idle, TX starts to send one SIP pulse. The bit stays high until TX finishes sending a SIP. It automatically goes low when TX finishes sending a SIP.
6	ABORT	Abort output.
		0 = Stop sending abort sequence.
		1 = While TX is sending data or CRC, writing 1 to this bit causes TX to immediately start an output abort sequence (2 or more illegal symbol "0000" in FIR mode, or 7 or more consecutive 1 in MIR mode). Before the next frame is transmitted, this bit must be reset.
7	NXTEOF	Next is the last byte.
		0 = The next write data is not the last byte in a frame.
		1 = The next write data is the last byte in the current frame. When the processor does a write to the TB, an EOF mark is added to the data in the TX-FIFO memory. This bit is cleared after writing to the TX buffer. This bit is usually set by IP bus write operation. Since the commbus has the transmit_frame_done_b signal, this bit need not be set by the commbus write operation.

16.2.21 Infrared Divide (2C4C)—IRSDR

Table 16-33. Infrared SIR Divide (2C4C)—IRSDR

	msb 0	1	2	3	4	5	6	7 lsb	
R				IRS	ΓΙΜ[0:7]				
RESET:	0	0	0	0	0	0	0	0	
Table 16-34. Infrared MIR/FIR Divide (2C4C)—IRSDR									
	msb 0	1	2	3	4	5	6	7 Isb	
R W	Reserved								
RESET:	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:7	IRSTIM	Timer counter value for 1.6μs pulse. In SIR mode, this is used to make 1.6μs pulse when SPUL in the IRCR1 is high and SIPREQ in the IRCR2 is high. This value should be set so that: system clock period * IRSTIM = 1.6μs Default value for 33 MHz bus clock is 54.



16.2.22 Infrared MIR Divide (2C50)—IRMDR

This register sets the MIR mode baud rate.

Table 16-35. Infrared MIR Divide (2C50)—IRMDR

	msb 0	1	2	3	4	5	6	7 lsb
R	FREQ				M_FDIV	,		
W	- TILE							
RESET:	0	0	0	0	0	0	0	0

Table 16-36. Infrared MIR Other Divide (2C50)—IRMDR

	msb 0	1	2	3	4	5	6	7 Isb
R				Ro	served			
W				T(C	361 VGU			
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0	FREQ	0.576Mbps mode.
		0 = Baud rate is 1.152 M bps.
		1 = If baud rate is 0.576Mbps, this bit should be set high to output 1.6 μs SIP.
1:7	M_FDIV	Clock divide ratio in MIR mode. The bit frequency is derived by:
		$\int_{\text{bit}} = \frac{\int_{\text{bit_clk}}}{M_\text{FDIV} + 1}$
		This bit frequency should be 0.576 or 1.152MHz. To send a quarter-bit duration pulse and receive minimum pulse described in the IrDA spec, (M_FDIV + 1) should be a factor of 4 and larger than or equal to 8. Table 16-37 shows the selectable divide factor and the input clock frequency on ipg_bit_clk port.

Table 16-37. Frequency Selection in MIR Mode

M_FDIV[4:0]	bit_clk Frequency [MHz]							
M_FDIV[4.0]	1.152Mbps	0.576Mbps						
7	9.216	4.6080						
11	18.432	9.216						
15	36.864	18.432						
19	73.728	36.864						
23	147.46	73.728						
27	294.91	147.46						
31	589.82	294.91						





16.2.23 Infrared FIR Divide (2C54)—IRFDR

This register sets the baud rate in FIR mode.

Table 16-38. Infrared FIR Divide (2C54)—IRFDR

	msb 0	1	2	3	4	5	6	7 lsb		
R		Rese	rved		F_FDIV[3:0]					
W		11030	ivoa		1_1 Div[3.0]					
RESET:	0	0	0	0	0	0	0	0		

Table 16-39. Infrared FIR Other Divide (2C54)—IRFDR

	msb 0	1	2	3	4	5	6	7 lsb
R				Po	served			
W				110	361 Veu			
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
4:7	F_FDIV	Clock divide ratio in FIR mode. The bit frequency is derived by:
		$\int_{\text{bit}} = \frac{\int_{\text{bit_clk}}}{\text{F_FDIV} + 1}$
		This bit frequency should be 8MHz. To receive the minimum pulse width described in the IrDA specification, (F_FDIV + 1) should be larger than or equal to 4.
		Table 16-40 shows several frequency selections.
		FREQ—0.576Mbps mode.
		0 = Baud rate is 1.152Mbps.
		1 = If baud rate is 0.576Mbps, this bit should be set high to output 1.6 μs SIP.
0:3	_	Reserved

Table 16-40. Frequency Selection in MIR Mode

F_FDIV[3:0]	bit_clk Frequency [MHz]
3	32.0
4	40.0
5	48.0
6	56.0
_	_



16.2.24 Rx FIFO Number of Data (2C58)—RFNUM

This is a read-only register.

Table 16-41. Rx FIFO Number of Data (2C58)—RFNUM

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R			Re	serve	t						CC	3]TNU	3:0]			
W								Uı	nused							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description						
0:6	_	Reserved						
7:15	COUNT	Number of bytes in the FIFO.						

16.2.25 Tx FIFO Number of Data (2C5C)—TFNUM

This is a read-only register.

Table 16-42. Tx FIFO Number of Data (2C5C)—TFNUM

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Reserved COUNT[8:0]														
W								Uı	nused							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description						
0:6	_	Reserved						
7:15	COUNT	Number of bytes in the FIFO.						


16.2.26 Rx FIFO Data (2C60)—RFDATA

The RFDATA register is for test use and not used in normal operation.

16.2.27 Rx FIFO Status (2C64)—RFSTAT

This is a read-only register.

Table 16-43. Rx FIFO Status (2C64)—RFSTAT






Bit	Name	Description
0:3	_	Reserved
4:7	Frame[3:0]	Frame indicator
8	_	Reserved
9	Error	FIFO error
10	UF	Underflow
11	OF	Overflow
12	FR	Frame ready
13	FULL	Full
14	ALARM	High or low alarm
15	EMPTY	FIFO Empty

16.2.28 Rx FIFO Control (2C68)—RFCNTL

Table 16-44. Rx FIFO Control (2C68)—RFCNTL



Bit	Name	Description
0:1	_	Reserved
2	WFR	Write frame.
3	COMP	Re-enable requests on frame transmission completion.
4	FRAME	Frame mode enable.
5:7	GR[2:0]	Last transfer granularity.

16.2.29 Rx FIFO Alarm (2C6E)—RFALARM

Table 16-45. Rx FIFO Alarm (2C6E)—RFALARM

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rese	ved							ΔΙ	_ARM					
W		110001	vou							, \l	_/ (\ \					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	ALARM	Alarm pointer.



16.2.30 Rx FIFO Read Pointer (2C72)—RFRPTR

Table 16-46. Rx FIFO Read Pointer (2C72)—RFRPTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rese	rvod							D	PTR					
W		11636	iveu							IX						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	R_PTR	Read pointer.

16.2.31 Rx FIFO Write Pointer (2C76)—RFWPTR

Table 16-47. Rx FIFO Write Pointer (2C76)—RFWPTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rese	hav							W	/ PTR					
W		110301	veu							VV	_1 110					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	W_PTR	Write pointer.

16.2.32 Rx FIFO Last Read Frame Pointer (2C7A)—RFLRFPTR

Table 16-48. Rx FIFO Last Read Frame Pointer (2C7A)—RFLRFPTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rese	hav								LFP					
W		11030	veu								LII					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bi	it	Name	Description
0:	3	_	Reserved
4:1	15	LFP	Last Frame Pointer.

16.2.33 Rx FIFO Last Write Frame Pointer (2C7C)—RFLWFPTR

Table 16-49. Rx FIFO Last Write Frame Pointer (2C7C)—RFLWFPTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Posoi	wod								LFP					
W		Reserved									LFF					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:3	_	Reserved
4:15	LFP	Last Frame Pointer.


16.2.34 Tx FIFO Data (2C80)—TFDATA

The TFDATA register is for test use and not used in normal operation.

16.2.35 Tx FIFO Status (2C84)—TFSTAT

This is a read-only register.

Table 16-50. Tx FIFO Status (2C84)—TFSTAT



Bit	Name	Description
0:3	_	Reserved
4:7	Frame[3:0]	Frame indicator
8	_	Reserved
9	Error	FIFO error
10	UF	Underflow
11	OF	Overflow
12	FR	Frame ready
13	FULL	Full
14	ALARM	High or low alarm
15	EMPTY	FIFO Empty

16.2.36 Tx FIFO Control (2C88)—TFCNTL

Table 16-51. Tx FIFO Control (2C88)—TFCNTL

	msb 0 1		2	3	4	5	6	7 lsb
R	Reser	ved	WFR	COMP	FRAME		GR[2:0]	
W	110301	vcu	VVIIX	OOM	I TO WIL		OR[Z.0]	
RESET:	: 1 0		0	0	0	0	0	0



Bit	Name	Description
0:1	_	Reserved
2	WFR	Write frame.
3	COMP	Re-enable requests on frame transmission completion.
4	FRAME	Frame mode enable.
5:7	GR[2:0]	Last transfer granularity.

16.2.37 Tx FIFO Alarm (2C8E)—TFALARM

Table 16-52. Tx FIFO Alarm (2C8E)—TFALARM

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb	
R		Poso	nod.			ALARM											
W	Reserved									A	LAINI						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Description
0:3	_	Reserved
4:15	ALARM	Alarm pointer.

16.2.38 Tx FIFO Read Pointer (2C92)—TFRPTR

Table 16-53. Tx FIFO Read Pointer (2C92)—TFRPTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rasai	hav							R	PTR					
W	Reserved									11	_1 111					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	R_PTR	Read pointer.

16.2.39 Tx FIFO Write Pointer (2C96)—TFWPTR

Table 16-54. Tx FIFO Write Pointer (2C96)—TFWPTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rasai	hav							W	' PTR					
W	Reserved									VV	_1 111					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved





Е	Bit	Name	Description
4:	15	W_PTR	Write pointer.

16.2.40 Tx FIFO Last Read Frame Pointer (2C9A)—TFLRFPTR

Table 16-55. Tx FIFO Last Read Frame Pointer (2C9A)—TFLRFPTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Poso	wod								LFP					
W		Reserved									LII					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	Bit	Name	Description
	0:3	_	Reserved
ĺ	4:15	LFP	Last Frame Pointer.

16.2.41 Tx FIFO Last Write Frame PTR (2C9C)—TFLWFPTR

Table 16-56. Tx FIFO Last Write Frame Pointer (2C9C)—TFLWFPTR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		Rasai	hav								LFP					
W	Reserved										LII					
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	_	Reserved
4:15	LFP	Last Frame Pointer.



SECTION 17 SERIAL PERIPHERAL INTERFACE (SPI)

17.1 Overview

The following sections are contained in this document:

- SPI Signal Description
- SPI Registers—MBAR + 0x0F00

The Serial Peripheral Interface (SPI) allows full-duplex, synchronous, serial communication between the MGT5100 and peripheral devices. Software can poll the SPI status flags or the SPI operation can be interrupt driven.

17.1.1 Features

The SPI has the following features:

- Master mode and slave mode
- Slave-select output
- Double-buffered operation
- Serial clock with programmable polarity and phase
- Control of SPI operation during wait mode
- Mode fault error flag with CPU interrupt capability

17.1.2 Modes of Operation

The SPI functions in the following three modes:

- Run Mode—The normal mode of operation.
- Wait Mode—The SPI can be configured to operate in low-power mode. Based on the internal bit state, the SPI can operate normally when the CPU is in wait mode or the SPI clock generation can be turned off and the SPI module enters a power conservation state during wait mode. During wait mode, any master transmission in progress stops. Transmission and reception resumes when the SPI exits wait mode.
- Stop Mode—This mode is system dependent. The SPI enters the stop mode
 when the module clock is disabled (held high or low). If the SPI is in master mode
 and exchanging data when the processor enters stop mode, the transmission
 stops until the processor exits stop mode.

Figure 17-1 shows the SPI block diagram.






Figure 17-1. Block Diagram—SPI

17.2 SPI Signal Description

Table 17-1 shows external SPI signals and their properties. These signals may connect off-chip. Detailed signal descriptions are given in the sections below.

Signal Name	Port	Function ¹	Reset State						
MISO	SPIPORT[7]	Master Data In/Slave Data Out	0						
MOSI	SPIPORT[6]	Master Data Out/Slave Data In	0						
SCK	SPIPORT[5]	Serial Clock	0						
SS	SPIPORT[4]	Slave Select	0						
NOTE:									

Table 17-1. SPI External Signal Descriptions

17.2.1 Master In/Slave Out (MISO)

MISO is one of two SPI module pins that transmit serial data. MISO is an input when the SPI is configured as a master and an output when the SPI is configured as a slave.



If the bidirectional serial pin mode is selected as a slave, MISO becomes a slave in/slave out (SISO) and the direction is controlled by the associated bit in the SPI port data direction register.

In a multiple-master system, all MISO pins are tied together.

17.2.2 Master Out/Slave In (MOSI)

MOSI is one of two SPI module pins that transmit serial data. MOSI is an output when the SPI is configured as a master and an input when the SPI is configured as a slave.

If the bidirectional serial pin mode is selected as a master, MOSI becomes master out/ master in (MOMI) and the direction is controlled by the associated bit in the SPI port data direction register.

In a multiple-master system, all MOSI pins are tied together.

17.2.3 Serial Clock (SCK)

The serial clock synchronizes data transmissions between master and slave devices. SCK is an output if the SPI is configured as a master and SCK is an input if the SPI is configured as a slave.

In a multiple-master system, all SCK pins are tied together.

17.2.4 Slave-Select (SS)

The slave-select output or input <u>provides</u> a means of selectively enabling slaves so several may coexist in one system. SS is either a general-purpose output (SSOE = 0) or the slave select output (SSOE = 1) when the SPI is in master mode and the associated data direction bit is set.

The SS pin is the mode fault input when the SPI is in master mode and the associated data direction bit is clear. When the data direction bit is clear and SSOE = 1, the \overline{SS} pin is a general-purpose input.

SS is always an input when the SPI is in slave mode, regardless of the state of the data direction bit for that pin. When the SPI is configured as a slave, the MISO (or SISO) output driver is three-stated until enabled by the slave select input (low true) so that many slaves may be wire-ORed to the same MISO (or SISO) line.

The directions of the MOSI and MISO pins are also determined by the serial pin control (SPC[0]) bit.



17.3 SPI Registers—MBAR + 0x0F00

This section gives a detailed description of memory and accessible registers.

SPI uses the first 16 bits of 4 32-bit registers. These registers are located at an offset from MBAR of 0x0F00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0F00 + register address

The base address is defined at the SoC level and the address offset is defined at the module level. Reads from a non-implemented address returns zeros, writes to a non-implemented address has no effect.

Hyperlinks to the SPI registers are provided below:

- SPI Control 1 (0F00)—SPICR1
- SPI Control 2 (0F01)—SPICR2
- SPI Baud Rate (0F04)—SPIBR
- SPI Status (0F05)—SPISR

- SPI Data (0F09)—SPIDR
- SPI Port Data (0F0D)—SPIPORT
- SPI Data Direction (0F90)—SPIDDR

17.3.1 Control Register 1 (0F00)—SPICR1

Table 17-2. SPI Control 1 (0F00)—SPICR1

	msb 0	1	2	3	4	5	6	7 Isb	
R	SPIE	SPE	SWOM	MSTR	CPOL	СРНА	SSOE	LSBFE	
W	OFIL	OI L	(unused)	WOTK	OIOL	OFFIA	000L	LODI L	
RESET:	0	0	0	0	0	0	0	0	

Bit	Name	Description
0	SPIE	SPI Interrupt Enable—bit enables SPI interrupts each time the SPIF or MODF status flag is set. 0 = SPI interrupts disabled 1 = SPI interrupts enabled
1	SPE	SPI System Enable—bit enables the SPI system and dedicates SPI port pins 3–0 to SPI functions. When SPE is clear, the SPI system is initialized, but in a low-power disabled state. 0 = SPI system is in a low-power, disabled state 1 = SPI port pins 3–0 are dedicated to SPI functions
2	SWOM	Unused
3	MSTR	SPI Master/Slave Mode Select bit 0 = Slave mode 1 = Master mode
4	CPOL	SPI Clock Polarity—bit selects an inverted or non-inverted SPI clock. To transmit data between SPI modules, the SPI modules must have identical CPOL values 0 = Active-high clocks selected; SCK idles low 1 = Active-low clocks selected; SCK idles high



Bit	Name	Description
5	CPHA	SPI Clock Phase—bit is used to shift the SCK serial clock.
		0 = The first SCK edge is issued one-half cycle into the 8-cycle transfer operation 1 = The first SCK edge is issued at the beginning of the 8-cycle transfer operation
6	SSOE	Slave Select (SS) Output Enable—bit is enabled only in master mode by asserting SSOE and SPIDDR bit 3 as shown in Table 17-3.
7	LSBFE	SPI LSB-First Enable—bit does not affect the position of the msb and lsb in the data register. Reads and writes of the data register always have the msb in bit 7. 0 = Data is transferred most significant bit first. 1 = Data is transferred least significant bit first.

Table 17-3. SS Input/Output Selection

SPIDDR Bit 3	SSOE	Master Mode	Slave Mode
0	0	SS input with MODF feature	SS input
0	1	General-purpose input	SS input
1	0	General-purpose output	SS input
1	1	SS output	SS input

17.3.2 Control Register 2 (0F01)—SPICR2

Table 17-4. SPI Control 2 (0F01)—SPICR2

	msb 0	1	2	3	4	5	6	7 Isb
R			Resi	erved			SPISWAI	SPC0
W			11030	Siveu			OI IOVVAI	31 00
RESET:	0	0	0	0	0	0	0	1

Bit	Name	Description
0:5	_	Reserved
6	SPISWAI	SPI Stop in Wait Mode—bit is used for power conservation while in wait mode. 0 = SPI clock operates normally in wait mode 1 = Stop SPI clock generation when in wait mode
7	SPC0	Serial Pin Control Bit 0—working with the MSTR control bit, this bit enables bidirectional pin configurations as shown in Table 17-5.

Table 17-5. Bidirectional Pin Configurations

Pin Mode		SPC0	MSTR	MISO ¹	MOSI ²	SCK ³	SS ⁴
Α	Normal	0	0	Slave Out	Slave In	SCK in	SS In
В			1	Master In	Master Out	SCK out	SS I/O
С	Bidirectional	1	0	Slave I/O	GP I/O ⁵	SCK in	SS In
D			1	GP I/O	Master I/O	SCK out	SS I/O



Table 17-5. Bidirectional Pin Configurations

	Pin Mode	SPC0	MSTR	MISO ¹	MOSI ²	SCK ³	SS ⁴	
NOTE:	TE:							
1.	Slave output is enab	Slave output is enabled if SPIDDR bit $0 = 1$, $\overline{SS} = 0$, and MSTR = 0 (A, C).						
2.	Master output is enabled if SPIDDR bit 1 = 1 and MSTR = 1 (B, D).							
3.	SCK output is enabled if SPIDDR bit 2 = 1 and MSTR = 1 (B, D).							
4.	SS output is enabled if SPIDDR bit 3 = 1, SSOE = 1, and MSTR = 1 (B, D).							
5.	GP I/O = General-P	urpose Input/	Output.					

17.3.3 Baud Rate Register (0F04)—SPIBR

Table 17-6. SPI Baud Rate (0F04)—SPIBR

	msb 0	1	2	3	4	5	6	7 Isb
R	Reserved	SPPR2	SPPR1	SPPR0	Reserved	SPR2	SPR1	SPR0
W	Reserved	OFFICE	OI I KI	OI I IXO	reserved	OI IVE	OI IXI	OI NO
RESE	T: 0	0	0	0	0	1	0	0

Bit	Name	Description					
0	_	Reserved					
1:3	SPPR[0:2]	SPI Baud Rate Preselection bits					
4	_	— Reserved					
5:7	SPR[0:2]	SPI Baud Rate Selection bits					
NOTE: Th	NOTE: These bits specify the SPI baud rates as shown in Table 17-7.						

Table 17-7. SPI Baud Rate Selection—40MHz Module Clock

SPPR2	SPPR1	SPPR0	SPR2	SPR1	SPR0	SPI Module Clock Divisor	Baud Rate
0	0	0	0	0	0	2	20 MHz
0	0	0	0	0	1	4	10MHz
0	0	0	0	1	0	8	5MHz
0	0	0	0	1	1	16	2.5MHz
0	0	0	1	0	0	32	1.25MHz
0	0	0	1	0	1	64	625KHz
0	0	0	1	1	0	128	312.5 KHz
0	0	0	1	1	1	256	156.3 KHz
0	0	1	0	0	0	4	10MHz
0	0	1	0	0	1	8	5MHz
0	0	1	0	1	0	16	2.5MHz
0	0	1	0	1	1	32	1.25MHz
0	0	1	1	0	0	64	625KHz
0	0	1	1	0	1	128	312.5KHz
0	0	1	1	1	0	256	156 . 3KHz
0	0	1	1	1	1	512	78.1 KHz
0	1	0	0	0	0	6	6.67MHz



Table 17-7. SPI Baud Rate Selection—40 MHz Module Clock (continued)

SPPR2	SPPR1	SPPR0	SPR2	SPR1	SPR0	SPI Module Clock Divisor	Baud Rate
0	1	0	0	0	1	12	3.33MHz
0	1	0	0	1	0	24	1.67MHz
0	1	0	0	1	1	48	833.3 KHz
0	1	0	1	0	0	96	416.7 KHz
0	1	0	1	0	1	192	208.4 KHz
0	1	0	1	1	0	384	104 . 2KHz
0	1	0	1	1	1	768	52.1 KHz
0	1	1	0	0	0	8	5MHz
0	1	1	0	0	1	16	2.5MHz
0	1	1	0	1	0	32	1.25MHz
0	1	1	0	1	1	64	625KHz
0	1	1	1	0	0	128	312.5 KHz
0	1	1	1	0	1	256	156.3 KHz
0	1	1	1	1	0	512	78.1 KHz
0	1	1	1	1	1	1024	39.1 KHz
1	0	0	0	0	0	10	4MHz
1	0	0	0	0	1	20	2MHz
1	0	0	0	1	0	40	1 MHz
1	0	0	0	1	1 80		500KHz
1	0	0	1	0	0	160	250KHz
1	0	0	1	0	1	320	125KHz
1	0	0	1	1	0	640	62.5 KHz
1	0	0	1	1	1	1280	32.3KHz
1	0	1	0	0	0	12	3.33MHz
1	0	1	0	0	1	24	1.67MHz
1	0	1	0	1	0	48	833.3 KHz
1	0	1	0	1	1	96	416.7KHz
1	0	1	1	0	0	192	208.4KHz
1	0	1	1	0	1	384	104 . 2KHz
1	0	1	1	1	0	768	52.1 KHz
1	0	1	1	1	1	1536	26KHz
1	1	0	0	0	0	14	2.86MHz
1	1	0	0	0	1	28	1.43MHz
1	1	0	0	1	0	56	714.3 KHz
1	1	0	0	1	1	112	357.1 KHz
1	1	0	1	0	0	224	178.6 KHz
1	1	0	1	0	1	448	89.3KHz
1	1	0	1	1	0	896	44.6KHz
1	1	0	1	1	1	1792	22.3KHz



Table 17-7. SPI Baud Rate Selection—40 MHz Module Clock (continued)

SPPR2	SPPR1	SPPR0	SPR2	SPR1	SPR0	SPI Module Clock Divisor	Baud Rate
1	1	1	0	0	0	16	2.5MHz
1	1	1	0	0	1	32	1.25MHz
1	1	1	0	1	0	64	625KHz
1	1	1	0	1	1	128	312.5 KHz
1	1	1	1	0	0	256	156.3 KHz
1	1	1	1	0	1	512	78.1 KHz
1	1	1	1	1	0	1024	39.1 KHz
1	1	1	1	1	1	2048	19.5 KHz

17.3.4 Status Register (0F05)—SPISR

Table 17-8. SPI Status (0F05)—SPISR

	msb 0	1	2	3	4	5	6	7 Isb	
R	SPIF	WCOL	Reserved	MODF	ODF Reserved				
W	31 11	WOOL	reserved	WODI	ROSCIVOU				
RESET:	0	0	0	0	0	0	0	0	

Bit	Name	Description
0	SPIF	SPI Interrupt flag—bit sets after 8th SCK cycle in a data transfer. Bit is cleared by an SPISR register read (with SPIF set) followed by an SPI data register read or write access. 0 = Transfer not yet complete 1 = New data copied to SPIDR
1	WCOL	Write Collision flag—bit indicates a serial transfer was in progress when the MCU tried to write new data into the SPI data register. The flag is cleared automatically by an SPI status register read (with WCOL set) followed by a SPI data register read or write access. 0 = Write collision did not occur 1 = Write collision occurred
2	_	Reserved
3	MODF	Mode Fault flag—bit sets if SS input goes low while SPI is configured as a master. Flag is cleared automatically by an SPI status register read (with MODF set) followed by a SPI control register 1 write. 0 = Mode fault did not occur 1 = Mode fault occurred
4:7	_	Reserved



17.3.5 Data Register (0F09)—SPIDR

Table 17-9. SPI Data (0F09)—SPIDR

	msb 0	1	2	3	4	5	6	7 lsb
R W	D7	D6	D5	D4	D3	D2	D1	D0
RESET:	0	0	0	0	0	1	0	0

Bit	Name	Description
0:7	D[0:7]	The SPI Data register is both an input and output register for SPI data.
		Attempts to write to this register while data transfers are in progress sets the WCOL flag and disables the attempted write. Review the WCOL bit description in Table 17-8 for more information.
		Reading data can occur anytime, from after SPIF is set, to before the end of the next transfer. If SPIF is not serviced by the end of the successive transfers, those data bytes are lost and data within SPIDR retains the first byte until SPIF is serviced.

17.3.6 Port Reduced Drive/Pull-up Select (0F0C)—SPIPURD

This register is unused.

Table 17-10. SPI Port Reduced Drive/Pull-up Select (0F0C)—SPIPURD

	msb 0	1	2	3	4	5	6	7 Isb
R				1.1	nused			
W	Unused Unused							
RESET:	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	_	Unused

17.3.7 Port Data Register (0F0D)—SPIPORT

Table 17-11. SPI Port Data (0F0D)—SPIPORT

	msb 0	1	2	3	4	5	6	7 Isb
R	D7	D6	D5	D4	D3	D2	D1	D0
W	<i>D1</i>	D0	D0	DT	50	52	D1	
RESET:	0	0	0	0	0	1	0	0

Bit	Name	Description									
0:7	D[0:7]	SPI Port Data bits—data written to SPIPORT drives pins only when they are con-									
(Note 1)		figured as general-purpose outputs.									
		Reading an input (data direction bit is clear) returns the pin level.									
		Reading an output (data direction bit is set) returns the pin driver input level.									
		Writes do not change the state of pins 0:3 when pin is configured for SPI output.									
		SPIPORT I/O function depends upon the state of the SPE bit in SPI control register 1 and the state of each associated data direction bit in SPIDDR.									
NOTE:											
1. Bit	1. Bits 4:7 do not drive output pins. When programmed as inputs (data direction bit is set), they return "0".										

17.3.8 Data Direction Register (0F90)—SPIDDR

Table 17-12. SPI Data Direction (0F90)—SPIDDR

		msb 0	1	2	3	4	5	6	7 Isb
	R	DDR7	DDR6	DDR5	DRD4	DDR3	DDR2	DDR1	DDR0
1	W	DDIN	DDINO	DDING	DND4	DDING	DDIVE	DDIXT	DDI(0
RE	SET:	0	0	0	0	0	1	0	0

Bit	Name	Description
0:7	DDR[0:7]	In SPI slave mode, SPIDDR bit 3 has no meaning or effect.
		In SPI master mode, SPIDDR bit 3 determines if SPI port pin 3 is:
		 an error-detect input to SPI a general-purpose output a slave select output line
		 NOTE: When SPI is Enabled, MISO, MOSI, and SCK are: inputs if expected to be inputs, regardless of associated data direction bit state. outputs if expected to be outputs, only if associated data direction bit is set.
		SPIDDR bits 0:7—SPI Port Data Direction Control bits 0 = Associated pin is an input 1 = Associated pin is an output



SECTION 18 INTER-INTEGRATED CIRCUIT (I²C)

18.1 Overview

The following sections are contained in this document:

- I2C Controller 1
- I2C Interface Registers—MBAR + 0x3D00
- Initialization Sequence
- Transfer Initiation and Interrupt
- External Signals
- Interface Description
- I2C Controller 2 (same as I2C Controller 1)

The Inter-Integrated Circuit (I²C) is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange between devices. This two-wire bus minimizes the interconnection between devices.

The MGT5100 has two I²C modules. Each has its own dedicated set of pins. The I²C module is connected to the IP bus, not the SmartComm bus.

Each module operates up to 100Kbps with a maximum bus load and timing. Both I²C modules are capable of operating at higher baud rates, up to a maximum of clock/20, with reduced bus loading.

The maximum communication length and the number of devices that can be connected are limited by a maximum bus capacitance of 400 pF. This bus is suitable for applications requiring occasional communications over a short distance between a number of devices. It also provides flexibility, allowing more devices to be connected to the bus for further expansion and system development.

I²C is a true multi-master bus including collision detection and arbitration to prevent data corruption if two or more masters attempt to control the bus simultaneously. This feature provides the capability for complex applications with multi-processor control. It may also be used for rapid testing and alignment of end products via external connections to an assembly-line computer.



18.1.1 Features

The I²C module has the following key features:

- Compatible with I²C bus standard
- Multi-master operation
- Software programmable for one of 64 different serial clock frequencies
- Software selectable acknowledge bit
- Interrupt driven Byte-by-Byte data transfer
- Arbitration lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- Start and stop signal generation/detection
- Repeated start signal generation
- Acknowledge bit generation/detection
- Bus busy detection

Figure 18-1 shows a block diagram of the I²C module.








Figure 18-1. Block Diagram—I²C

18.2 I²C Controller 1

The I²C module has an IP bus interface with sky blue line signals. No FIFO interface to SmartComm is used. The I²C has simple bidirectional two-wire bus for efficient inter-IC control. The two wires, serial data line (SDA) and serial clock line (SCL), carry information between MGT5100 and other devices connected to the bus. Each device, including MGT5100, is recognized by a unique address, and can operate as either transmitter or receiver, depending on the function of the device. In addition to the transmitters and receivers, devices can be considered as masters or slaves. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave. See Table 18-1.

Table 18-1. I²C Terminology

Term	Description
Transmitter	Device that sends data to bus.
Receiver	Device that receives data from bus.
Master	Device that initiates transfer, generates SCL, and terminates transfer.
Slave	Device addressed by master.

Standard communication usually has 4 functional areas:

- START signal
- slave address transmission
- data transfer
- STOP signal

Activities listed above are briefly described in the sections below. Also see Figure 18-1.

18.2.1 START Signal

A START signal is defined as a high-to-low transition of SDA while SCL is high. This signal denotes the beginning of a new data transfer and wakes up all slaves. Each data transfer may contain several data bytes.

When the bus is free, (i.e., no master device is engaging bus) both SCL and SDA lines are at a logical high. A master initiates communication by sending a START signal.

18.2.2 STOP Signal

A STOP signal is defined as a low-to-high transition of SDA while SCL is at a logical "1".

The master terminates communication by generating a STOP signal, which frees the bus. The master can generate a STOP even if the slave has generated an acknowledge, at which point the slave must release the bus.

The master can generate a START signal followed by a calling command without generating a STOP signal first. This is called repeated START.

18.2.2.1 Slave Address Transmission

The first byte of data transfer immediately after a START signal is the slave address transmitted by the master. This is a 7-bit calling address followed by a R/\overline{W} bit. The R/\overline{W} bit tells the slave the desired direction of data transfer.

- 0 = Write transfer
- 1 = Read transfer





Only a slave with a calling address matching the address transmitted by the master will respond by sending back an acknowledge bit. This is done by pulling SDA low at the 9th clock.




Figure 18-2. Timing Diagram—Start, Address Transfer and Stop Signal

18.2.2.2 Data Transfer

Data transfer proceeds Byte-by-Byte in a direction specified by the R/\overline{W} bit sent by the calling master. Each data byte is 8bits long. Data may be changed only while SCL is low and must be held stable while SCL is high.

There is one clock pulse on SCL for each data bit. The MSB is transferred first. Each data byte must be followed by an acknowledge bit, which is signalled from the receiving device by pulling SDA low at the 9th clock. One complete data byte transfer needs nine clock pulses. See Figure 18-3.




Figure 18-3. Timing Diagram—Data Transfer

18.2.2.3 Acknowledge

Figure 18-4 shows the transmitter releases the SDA line HIGH during the acknowledge clock pulse. The receiver pulls the SDA line down during the acknowledge clock pulse so that it remains stable LOW during the clock pulse high period.

If a slave-receiver does not acknowledge the byte transfer, SDA must be left HIGH by the slave. The master then generates a STOP condition to abort the transfer.



If a master-receiver does not acknowledge the slave transmitter after a byte transmission, it means End-Of-Data (EOD) to the slave. The slave then releases the SDA line for the master to generate a STOP or START signal.




Figure 18-4. Timing Diagram—Receiver Acknowledgement

18.2.2.4 Repeated Start

A repeated START signal is a START signal generated without first generating a STOP signal to terminate the communication. The master uses this means to communicate with another slave or with the same slave in a different mode without releasing the bus.

Various combinations of read/write formats are possible. Figure 18-5 shows examples of:

- the master-transmitter transmitting to a slave-receiver. The transfer direction is not changed.
- the master reading a slave immediately after first byte. At the moment of the first acknowledge, the master-transmitter becomes a master-receiver and the slavereceiver becomes a slave-transmitter.
- the START condition and slave address are both repeated using the repeated START signal. This communicates with same slave in a different mode without releasing the bus. The master transmits data to the slave first, then the master reads data from the slave by reversing the R/W bit.




Figure 18-5. Data Transfer, Combined Format





18.2.2.5 Clock Synchronization and Arbitration

I²C is a true multi-master bus; more than one master can be connected to the bus. If two or more masters try to control the bus at the same time, a clock synchronization procedure determines the bus clock.

Since wire-AND logic is done on the SCL line, a high-to-low transition on the SCL line affects all devices connected on the bus. The devices start counting their low period. Once a device clock goes low, it holds the SCL line low until the clock high state is reached. However, the change of low-to-high in this device clock may not change the SCL line state if another device clock is still within its low period. Therefore, the synchronized clock SCL is held low by the device with the longest low period. Devices with shorter low periods enter a high wait state during this time. See Figure 18-6.

When all devices concerned have counted off their low period, the synchronized clock SCL line is released and pulled high. No difference exists between device clocks and the SCL line state. All devices start counting their high periods. The first device to complete its high period pulls the SCL line low again.




Figure 18-6. Timing Diagram—Clock Synchronization

A data arbitration procedure determines the relative priority of contending masters. A bus master loses arbitration if it transmits logic "1" while another master transmits logic "0". Losing masters immediately switch to slave-receive mode and stop driving SDA output. In this case, transition from master to slave mode does not generate a STOP condition. A status bit is hardware set to indicate loss of arbitration. See Figure 18-7.




Figure 18-7. Timing Diagram—Arbitration Procedure

18.3 I²C Interface Registers—MBAR + 0x3D00

The I^2C is controlled by 6 32-bit registers. These registers are located at an offset from MBAR of 0x3d00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x3d00 + register address

Hyperlinks to the I²C Interface registers are provided below:

- I2C Address (3D00, 3D40)—I2C[1,2]
- I2C Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2]
- I2C Control Register 2 (3D08, 3D48)—I2C[1,2]
- I2C Status Register 3 (3D0C, 3D4C)—I2C[1,2]
- I2C Data I/O Register 4 (3D10, 3D50)—I2C[1,2]
- I2C Interrupt Control Register 8 (3D20)

Internal register configurations are given below.

18.3.1 Address Register 0 (3D00, 3D40)—I2C[1,2]

I2C1 3D00 I2C2 3D40

Table 18-2. I²C Address (3D00, 3D40)—I2C[1,2]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DR1	DR2	DR3	DR4	ADR5	ADR6	DR7				ı	Reserve	ed			
VV	< _	< <	<	< <	⋖	< _	< <									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								D-								
W								Re	served	1						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Ī	Bit	Name	Description
	0:6		Bits 0 to 6 contains the address I ² C responds to, when addressed as a slave. NOTE : This is not the address sent on the bus during address transfer.
Ī	7:31	_	Reserved

18.3.2 Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2]

I2C1 3D04 I2C2 3D44

Table 18-3. I²C Frequency Divider Register 1 (3D04, 3D44)—I2C[1,2]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Rese	rved	RO	R	R2	R3	R4	R5				Resi	erved			
W	110001	1100	E.	E	E	윤	단	G				11001	oi vou			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								RΔ	served	1						
W								110	301 460	4						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:1	_	Reserved
2:7	FDR[0:5]	This field is used to prescale the clock for bit-rate selection.
8:31		Reserved

The Frequency Divide register determines the SCL or serial bit-clock frequency. The bit-clock generator is implemented as a prescaled shift register. FDR bits are decoded to give the tap and prescale values as shown in Table 18-4.

- FDR[2:4] selects the prescaler divider.
- FDR[0:5] select the shift register tap point.

Table 18-4. I²C Tap and Prescale Values

FDR 5,1,0 (bin)	SCL_Tap (clocks)	SDA_Tap (clocks)	FDR 4,3,2	scl2tap (clocks)	tap2tap (clocks)
000	9	3	0	4	1
001	10	3	1	4	2
010	12	4	10	6	4
011	15	4	11	6	8
100	5	1	100	14	16
101	6	1	101	30	32
110	7	2	110	62	64

Table 18-4. I²C Tap and Prescale Values (continued)

FDR 5,1,0 (bin)	SCL_Tap (clocks)	SDA_Tap (clocks)	FDR 4,3,2	scl2tap (clocks)	tap2tap (clocks)
111	8	2	111	126	128

Tap and prescale values are used to determine the SCL period and SDA hold time. Use the following equation to calculate the SCL period from FDR bits:

$$SCL Period = 2 x (scl2tap + [(SCL_Tap -1) x tap2tap] +2)$$

SDA hold time is defined as the delay from the SCL falling edge, to SDA changing. Use the following equation to generate the SDA hold value from FDR bits:

SDA Hold =
$$scl2tap + [(SDA_Tap -1) \times tap2tap] +3$$

For example, if 0x04(000100) is selected for the FDR[5:0] value, SCL period is:

SCL Period =
$$2 \times (4 + [(9 - 1) \times 2] + 2) = 44$$
 clocks

The delay from the falling edge of SCL to SDA changing is:

SDA Hold =
$$4 + [(3 - 1) \times 2] + 3 = 11$$
 clocks wide

Serial bit clock frequency then equals system clock frequency divided by the SCL period.




Figure 18-8. Timing Diagram—SCL Period and SDA Hold Time



18.3.3 Control Register 2 (3D08, 3D48)—I2C[1,2]

I2C1 3D08

I2C2 3D48

Table 18-5. I²C Control Register 2 (3D08, 3D48)—I2C[1,2]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	EN	IEN	STA	TX	TXAK	RSTA					Res	erved				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Rese	erved							
W								11030) VCU							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

		5
Bit	Name	Description
0	EN	I ² C Enable—bit controls software reset of entire I ² C module.
		If I ² C module is enabled in the middle of a byte transfer, interface behaves as follows:
		Slave mode ignores current bus transfer and starts operating when a subsequent start condition is detected.
		 Master mode is not aware bus is busy. If a start cycle is initiated, current bus cycle may become corrupt. Ultimately this results in current bus master or I²C module losing ar- bitration, after which bus operation returns to normal.
		0 = module is reset and disabled. This is the Power-ON reset. When low the interface is held in reset, but registers can still be accessed.
		$1 = I^2C$ module is enabled. Bit must be set before other CR bits have any effect.
1	IEN	I ² C Interrupt Enable
		0 = Interrupts from I ² C module are disabled. This does not clear currently pending interrupt condition.
		1 = Interrupts from I ² C module are enabled. An I ² C interrupt occurs, provided the status register IF bit is also set.
2	STA	Master/Slave mode select—bit clears on reset.
		When bit changes from 0 to 1, a START signal is generated on the bus and master mode is selected.
		• When bit changes from 1 to 0, a STOP signal is generated and operation mode changes from master to slave.
		STA is cleared without generating a STOP signal when the master loses arbitration.
		0 = Slave Mode
		1 = Master Mode
3	TX	Transmit/Receive mode select—bit selects master/slave transfer direction.
		When addressed as slave, software should set according to status register SRW bit.
		When in master mode, bit should be set according to type of transfer required.
		For address cycles, bit is always high.
		0 = Receive
		1 = Transmit



Bit	Name	Description
4	TXAK	Transmit Acknowledge enable—bit specifies value driven to SDA during acknowledge cycles for both master and slave receivers. Values are used only when I ² C is a receiver, not a transmitter.
		0 = Acknowledge signal is sent to bus at 9th clock bit after receiving 1 Byte of data. 1 = No acknowledge signal response is sent (i.e., acknowledge bit = 1)
5	RSTA	Repeat Start—writing 1 to this bit generates a repeated START condition on the bus, provided it is the current bus master. Bit is always read low.
		If the bus is owned by another master, attempting a repeated start at the wrong time results in loss of arbitration. 1 = Generate repeat start cycle
6:31	_	Reserved

18.3.4 Status Register 3 (3D0C, 3D4C)—I2C[1,2]

I2C1 3D0C I2C2 3D4C

Table 18-6. I²C Status Register 3 (3D0C, 3D4C)—I2C[1,2]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	CF	AAS	ВВ	AL	Rsvd	SRW	IF	RXAK				Rese	erved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Res	erved							
W																
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0	CF	Data transferring—bit clears while 1 Byte of data is being transferred. Bit is set by falling edge of 9th clock of a byte transfer.
		0 = Transfer in progress 1 = Transfer complete
1	AAS	Addressed As Slave—bit sets when its own specific address (I ² C Address Register) is matched with the calling address. The CPU is interrupted provided IEN is set. The CPU then needs to check the SRW bit and set its Tx/Rx mode accordingly. Writing to the I ² C Control Register clears this bit. 0 = Not addressed 1 = Addressed as a slave
2	BB	Bus Busy—bit indicates bus status. When a START signal is detected, BB is set. If a STOP signal is detected, it is cleared. 0 = Bus is idle 1 = Bus is busy



Bit	Name	Description
		·
3	AL	Arbitration Lost—bit is set by hardware when the arbitration procedure is lost. Arbitra-
		tion is lost in the following circumstances:
		1. SDA sampled low when master drives high during an address or data Tx cycle.
		2. SDA sampled low when master drives high during a data Rx cycle acknowledge bit.
		3. Start cycle is attempted when bus is busy.
		4. A repeated start cycle is requested in slave mode.
		Stop condition is detected when not requested by master. Software must clear bit by writing it low.
4		Reserved
5	SRW	Slave Read/Write—when set, bit indicates the R/W command bit value of the calling address sent from the master.
		BE AWARE: Bit is valid only when I ² C is in slave mode, a complete address transfer
		occurred with an address match, and no other transfers were initiated. Checking this
		bit, the CPU can select slave Tx/Rx mode according to the master command.
		0 = Slave receive, master writing to slave
		1 = Slave transmit, master reading from slave
6	IF	I ² C Interrupt—sets when an interrupt is pending. If IEN is set, a processor interrupt
		request is generated. IF sets when one of the following events occurs:
		1. Complete 1 Byte transfer (set at falling edge of 9th clock).
		2. A Rx calling address matches its own specific address in slave Rx mode.
		3. Arbitration is lost.
		This bit must be cleared by software writing it low in the interrupt routine.
7	RXAK	Receive Acknowledge—SDA value during the bus cycle acknowledge bit.
		• If bit is low, it indicates an acknowledge signal was received after completion of 8 bits of data transmission on the bus.
		If bit is high, it means no acknowledge signal is detected at the 9th clock.
		0 = Acknowledge received
		1 = No acknowledge received
8:31	_	Reserved
NOTE:	This status	register is read-only with the exception of bit6 (IF) and bit3 (AL), which are software clearable.

18.3.5 Data I/O Register 4 (3D10, 3D50)—I2C[1,2]

I2C1 3D10

I2C2 3D50

Table 18-7. I²C Data I/O Register 4 (3D10, 3D50)—I2C[1,2]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	D70	D1	D2	D3	D4	D5	D6	D7	Reserved							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W		Reserved														
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:7	D[0:7]	In Master Transmit Mode—when data is written to this register, a data transfer is initiated. The most significant bit is sent first.
		NOTE: In this mode, the first data byte written to DR following assertion of STA is used for the address transfer and should be comprise of the calling address (in position D[7]:D[1]) concatenated with the required R/\overline{W} bit (in position D0).
		In Master Receive Mode—reading this register initiates next byte data receiving. In Slave Mode—the same functions are available after an address match occurs.
8:31	_	Reserved

18.3.6 Interrupt Control Register 8 (3D20)

I2CIRQC 3D20

Table 18-8. I²C Interrupt Control Register 8 (3D20)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	E2		550		H		554					_				
W	BNBE2	TE2	RE2	IE2	BNBE	TE1	RE1	IE1		Reserved						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Po	served	I						
W	1							116	361 VEU	ı						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0	BNBE2	Bus Not Busy Enable 2—lets module 2 generate an interrupt when the bus is not
		busy. BNBE2 indicates an idle condition.
		To clear the interrupt, software must write 0 to the bit position.
		Reset condition disables BNBE2.
1	TE2	Transmit Enable 2—routes the interrupt for module 2 to the TX requestor at SDMA.
		Clear by writing 0 to this bit position.
		Reset condition disables TE2.
2	RE2	Receive Enable 2—routes the interrupt for module 2 to the RX requestor at SDMA.
		Clear by writing 0 to this bit position.
		Reset condition disables RE2.
3	IE2	Interrupt Enable 2—routes the interrupt for module 2 to the CPU.
		Clear by writing 0 to this bit position.
		Reset condition enables IE2.



Bit	Name	Description
4	BNBE1	Bus Not Busy Enable 1—lets module 1 generate an interrupt when the bus is not
		busy. BNBE1 indicates an idle condition.
		To clear the interrupt, software must write 0 to the bit position.
		Reset condition disables this bit.
5	TE1	Transmit Enable 1—routes the interrupt for module 1 to the TX requestor at SDMA.
		Clear by writing 0 to this bit position.
		Reset condition disables TE1.
6	RE1	Receive Enable 1—routes the interrupt for module 1 to the RX requestor at SDMA.
		Clear by writing a 0 to this bit position.
		Reset condition disables RE1.
7	IE1	Interrupt Enable 1—routes the interrupt for module 1 to the CPU.
		Clear by writing 0 to this bit position.
		Reset condition enables IE1.
8:31	_	Reserved

The Interrupt Control register is common to both MGT5100 I²C modules. Each module generates an internal interrupt that can be routed as follows:

- To the CPU interrupt, if IE is set to 1.
- To the TX requestor at SDMA, if TE is set to 1.
- To the RX requestor at SDMA, if RE is set to 1.

Typically, only one (or none) of the above destinations would be specified. Although, it may be useful to send an interrupt to both the CPU and SDMA. Selecting between TX and RX is based on whether the module is:

- sending data (master or slave TX)
- receiving data (master or slave RX)

Individual requests trigger different SDMA tasks. Reset condition is, IE set and all other enable bits clear.

The BNBE bit lets the module generate an interrupt when the bus becomes not-busy. This implies receipt of a STOP condition, for which the module normally does not generate an interrupt. Because bus-not-busy is an idle condition, it is necessary for software responding to this interrupt to clear the BNBE bit to clear the interrupt condition. Otherwise, the interrupt condition persists until another I²C transaction is initiated.

18.4 Initialization Sequence

Reset puts the I²C Control register to its default status. Before the interface can be used to transfer serial data, the following initialization procedure must be done:

STEP 1: Update the Frequency Divider register and select the required division ratio to obtain the SCL frequency from the system clock.





STEP 2: Update the I²C Address register to define a slave address.

STEP 3: Set the Control register EN bit to enable the I²C interface system.

STEP 4: Modify the Control register bits to select master/slave mode, transmit/ receive mode and interrupt enable or not.

18.5 Transfer Initiation and Interrupt

In master transmit mode, a data transfer is initiated when data is written to the DATA register. The most significant bit is sent first.

In master receive mode, reading this register initiates next byte data receiving.

In slave mode, the same functions as are available after an address match occurs. Data transfer is initiated by:

- · writing to the DATA register for slave transmits, or
- a dummy reading from the DATA register in slave receive mode occurs.

The I²C interrupt STATUS register bit is set when an interrupt is pending. If the CONTROL register interrupt enable bit is set, setting the I²C interrupt STATUS register bit causes a processor interrupt request. The interrupt bit sets when one of the following events occurs:

- A complete 1 Byte transfer (set at falling edge of 9th clock) occurs.
- A receive calling address matches its own specific address in slave receive mode.
- Arbitration is lost.

18.5.1 Post-Transfer Software Response

In the interrupt service routine, software must clear the IF status bit first. The CF status bit will be cleared automatically by reading from the Data I/O Register (MBDR) in receive mode or writing to MBDR in transmit mode.

Software may service the bus I/O in the main program by monitoring the IF status bit if the interrupt function is disabled. Polling should monitor the IF status bit rather than the CF bit since their operation is different when arbitration is lost.

When an interrupt occurs at the end of the address cycle the master will always be in transmit mode, i.e. the address is transmitted. If master receive mode is required, indicated by R/W bit in the DATA register, then the TX control bit should be toggled at this stage.

During slave mode address cycles (AAS = 1) the SRW bit in the STATUS register is read to determine the direction of the subsequent transfer and the TX control bit is programmed accordingly. For slave mode, data cycles (AAS = 0) the SRW bit is not valid, therefore the MTX bit in the control register should be read to determine the direction of the current transfer.





18.5.2 Slave Mode

In the slave interrupt service routine, the AAS bit should be tested to determine if a calling of its own address was received. If AAS is set, software should set the Tx/Rx mode select bit (Control register Tx bit) according to the R/W command bit (SRW). Writing to the CONTROL register automatically clears AAS. A data transfer can then be initiated by writing information to the DATA register for slave transmits, or dummy reading from the DATA register, in slave receive mode. The slave drives SCL low between byte transfers. SCL is released when the DATA register is accessed in the required mode.

In slave transmitter routine, RXAK must be tested before transmitting the next data byte. Setting RXAK means an end of data signal from the master receiver. After which, software causes a switch from transmitter mode to receiver mode. A dummy read then releases the SCL line letting the master generate a STOP signal.



18.5.3 Typical M-bus Interrupt Routine Flow-Chart




Figure 18-9. Flow Chart—M-bus Interrupt Routine



18.6 External Signals

Table 18-9. I²C External Signals

Signal Name	I/O	Definition
SCL_Out_I2C1	0	I ² C Clock Output
SCL_Oe_I2C1	0	I ² C Clock Output Enable
SDA_Out_I2C1	0	I ² C Data Output
SDA_Oe_I2C1	0	I ² C Data Output Enable
SCL_In_I2C1	I	I ² C Clock Input
SDA_In_I2C1	I	I ² C Data Input

18.7 Interface Description




Figure 18-10. I²C Controller1 External Connections

18.8 I²C Controller 2

I²C Controller 2 is identical to I²C Controller 1.





SECTION 19 INFRARED (IR) INTERFACE

19.1 Overview

The following sections are contained in this document:

- Block Description
- Signals and Connections
- IR Blaster, includes:
 - IR Registers—MBAR + 0x0E00
- Remote IR Receiver, includes:
 - Remote IR Registers—MBAR + 0x0E00
- IR Keyboard Receiver

The Infrared (IR) interface port consists of four pins and supports the:

- IR blaster
- IR keyboard (simple UART receive)
- Infrared Data Association (IrDA) format to 4Mbps (SIR, MIR, FIR)
- Consumer remote control standards RC5, RC6 RECS80, etc.

An additional receive input is included to simultaneously receive and process hand-held remote control devices. A dedicated hardware module reduces the need for software intervention in receipt of IR commands.

If the IrDA function is not needed, the available receive input can be used to process IR keyboard input. A simple UART module is provided to accommodate this function. The available transmit pin can be defined as an IR blaster pin.

A hardware module is provided to reduce the software intervention required to generate consumer IR protocols.

The remote IR receiver input and the IR keyboard receiver input (if active) both contain WakeUp functionality. This means the MGT5100 functional blocks remain active during full power down mode and can generate a WakeUp processor interrupt if a specific command word is received.





19.2 Block Description

MGT5100 IrDA functionality is implemented with the SCC/IrDA functional block. This block has an SCC serial port with an attached IrDA modulator. The IrDA block supports the following features:

- IrDA 1.0 SIR mode
 - Baud rate range=2400 to 115200bps
 - Selectable pulse width=either 3/16 bit duration or 1.6µs
- IrDA 1.1 MIR mode
 - Baud rate=0.576Mbps or 1.152Mbps.
 - 16-bit CRC generation (parameter option)
- IrDA 1.1 FIR mode
 - Baud rate=4.0 Mbps
 - 32-bit CRC generation (parameter option)

19.3 Signals and Connections

Table 19-1. Infrared Interface Port External Signals

Signal	I/O	Definition								
ITx1	0	IR Transmit Data (Blaster or IRDA)								
IRx0	I	IR Receive Data (dedicated to hand-held remote protocols)								
IRx1	I	IRDA Receive or IR Keyboard receive								
IRCLK	ı	Clock input for IRDA								
NOTE: No ex	NOTE: No external Inputs connect to CSC.									




Figure 19-1. IRDA Controller External Connections

19.4 IR Blaster

The IR blaster module is the complement of the remote IR receiver module. However, it has a different function to perform and a slightly different register interface.

A single output is always available to transmit consumer IR protocols. An extensive hardware module has been developed, which allows the least possible software overhead.





To be transmitted, the datastream format must be extensively described. This is a one-time setup function.

Writes to the transmit word registers, followed by setting the enable bit, cause the word to be transmitted. A specified number of frame repeats can be specified and the transmit word is repeatedly transmitted back to back (up to 255 times) before an interrupt is generated and the module goes idle.

Formats with changing control bits at each transmission may require a single-frame send format, with software controlling the changing bits. However, a feature is included which can cause the prescribed control bits to toggle, increment, or decrement with each frame transmission. A status register is provided to store the final control bits state at the end of a repeated transmission format. Thus, software can pickup the end pattern for subsequent transmission.

The IR blaster output generates a carrier signal output, and operates either as:

- carrier-on—toggling at user specified carrier frequency
- · carrier-off-static low

Frequency shifted keying is not supported, nor expected to be needed for consumer IR protocols. Format details must be specified, including:

- the number of transmit word bits (of various types)
- how many times the transmit word should be repeated

Writes then start the desired transmit word and enables the module. Transmission begins immediately. When complete, the module generates an interrupt, if enabled, and goes to an idle state. At this point, the module clears the enable bit and must be re-enabled by software to begin another transmission. Registers updates can occur only when the module is disabled (i.e., idle).

NOTE: The IR blaster module does not reside on the CommBus nor is it associated with the SmartDMA control system.

Access to or from this module is through the IP bus interface. Interrupts from this module tie directly to the Interrupt Controller and are treated as a very low interrupt priority.

NOTE: VERIFY—All transmissions are LSB first. Software must reorder the bits, if necessary.

19.4.1 IR Registers—MBAR + 0x0E00

The IR interface is controlled by 8 32-bit registers. These registers are located at an offset from MBAR of 0x0e00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0E00 + register address



Hyperlinks to the IR registers are provided below:

- IR Enable Control Register 0 (0E00)
- IR Data Stream Control Register 1 (0E04)
- IR Data Stream Format Register 2 (0E08)
- IR Data Stream Format Register 3 (0E0C)
- IR Data Stream Format Register 4 (0E10)
- IR Preamble Register 5 (0E14)
- IR Status Register 6 (0E18)
- IR Dataword Transmitted Register 7 (0E1C)

19.4.1.1 Enable Control Register 0 (0E00)

Table 19-2. IR Enable Control Register 0 (0E00)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R	Reserved		BEIE	BEEN	Rese	erved	IntEna	ME				Res	erved					
W	110001	vou			110001100				1.0001700									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R								Rese	rvod									
W	1							11626	veu									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit	Name	Description
0:1	_	Reserved
2	BEIE	Bus Error Interrupt Enable—bit enables interrupts when bus errors are present. Bus error status bits are updated regardless of BEIE being enabled. Status bit is provided for polling purposes.
3	BEEN	Bus Error Enable—bit enables IP bus interface transfer error acknowledgement (TEA). Provides immediate indication of transfer error. Status bits are provided for polling purposes. 1 = Enabled
4:5	_	Reserved
6	IntEna	Interrupt Enable—bit enables interrupts at receipt of a valid data word (VDW). Valid data words are loaded into output registers regardless of IntEna. A VDW status bit is provided for polling purposes.
7	ME	Master Enable/Module Enable—Module free-runs while enabled, loading (and possibly overwriting) the output registers for each VDW received. 1 = Enabled
8:31	_	Reserved



19.4.1.2 Data Stream Control Register 1 (0E04)

Table 19-3. IR Data Stream Control Register 1 (0E04)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R										3it	рВ	_	0	ج.	ř	S
W	Reserved							Style	Rsvd	StopBit	MarkSpB	PLM	CtICP	AddCP	DataCP	BiPhs
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Car	rierRat	Δ						
W								Jai	nontat	C						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

me.
NTROL data is
mented data after
ing each field not
ing each field not ripped from the
ers. See Note.



Bits	Name	Description
13	AddCP	Address Complement—bit defines whether complemented ADDRESS data is present in the input datastream. Some protocols send complemented data after each field within a frame. Possible fields are: • control • address • data If any bits are 1, the module looks for complement data following each field not defined as 0. Complement data is checked for integrity and stripped from the data stream before the dataword is placed in the output registers. See Note.
14	DataCP	Data Complement—bit defines whether complemented DATA data is present in the input datastream. Some protocols send complemented data after each field within a frame. Possible fields are: • control • address • data If any bits are 1, the module looks for complement data following each field not defined as 0. Complement data is checked for integrity and stripped from the data stream before the dataword is placed in the output registers. See Note.
15	BiPhs	Bi-Phase—If bit is 1, then Bi-Phase protocol is assumed, else PLM.
16:31	CarrierRate	A divider setting to generate the output carrier signal. At 54MHz system clock, maximum carrier period is 121µs in 18ns steps (frequency down to 1KHz).
		ole or start bits are not complementable. The user must properly define these fields to or the particular datastream format.

19.4.1.3 Data Stream Format Register 2 (0E08)

Table 19-4. IR Data Stream Format Register 2 (0E08)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		num/	Δdd			num	Data		Rsvd	r	numSta	rt		nu	mCtl	
W		Hulli	-tuu			Hulli	Data		INSVU		iumotai			IIu	mou	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R		Re	eserve	Ч		nı	ımPrea	am				Rase	erved			
W		110	,501 VC	u			100	A111				11030	JI V GU			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:3	numAdd	Number of address bits (may be 0)—Defined address bits are applied to the address compare mask for interrupt decision making.
4:7	numData	Number of data bits—Defined data bits are applied to the data compare mask. If set to 0, represents maximum value of 16 data bits in the data word. Eight reserved unused bits, writing has no effect, always reads 0.
8	_	Reserved
9:11	numStar	Number of start bits at start of each frame (may be 0)—Bi-phase protocols typically use start bits. Must be 0 for PLM. Assumed to be high bits



Bits	Name	Description
12:15	numCtl	Number of control bits (may be 0)—Control bits are arbitrary bits that precede actual address or data bits. Control bits, if specified, are not compare maskable.
16:20	_	Reserved
21:23	numPream	Number of preamble transitions at start of each frame (may be 0)—1st preamble is expected to be high, followed by a low, then a high, and so on. PLM protocols typically use preamble.
24:31	_	Reserved

19.4.1.4 Data Stream Format Register 3 (0E0C)

Table 19-5. IR Data Stream Format Register 3 (0E0C)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
R W		BitPreScale									FrameRPT								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb			
R W								Frame	ePreSc	ale									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bits	Name	Description
0:7	BitPre-Scale	Prescale count value to be applied to calculation of bit-time. This should be set at a minimum value to accommodate the largest bit-time, but at the greatest resolution.
8:15	frameRPT	Number of times to repeat each frame before going to idle. (may not be 0).
16:31	Frame-PreScale	Prescale count value for calculation of total frame time (clocked by system clock).

19.4.1.5 Data Stream Format Register 4 (0E10)

Table 19-6. IR Data Stream Format Register 4 (0E10)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				Bit	X							Bit	Y0			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R W			F	ramel	_ength							Bit	Y1			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
0:7	BitX	Prescaled bit-time
		 For Bi-phase protocols this is the total bit-time. For PLM protocols this represents the fixed time of either the mark or space (whichever is fixed).
8:15	BitY0	PLM only—the varying mark or space time which represents that data = 0.
16:23	FrameLength	Number of frame prescaled counts that indicate total frame time. At 54MHz, total frame time maximum is 310 ms. Frame length is the minimum amount of time it would take for any sequence of bits to be transmitted. it is assumed that there is an identifiable and fixed frame length for any given protocol. This should include some guaranteed idle time at the end of each frame.
24:31	BitY1	PLM only—the varying mark or space time which represents that data = 1.

19.4.1.6 Preamble Register 5 (0E14)

Table 19-7. IR Preamble Register 5 (0E14)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W				Prear	mLO							Prea	amHI			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Re	served	1						
W								110	301 000	4						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	PreamLO	Preamble low time, if applicable. (Preamble may be different from normal bit-time).
8:15	PreamHI	Preamble high time, if applicable.
16:31	_	Reserved

19.4.1.7 Status Register 6 (0E18)

Table 19-8. IR Status Register 6 (0E18)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R															Set	
W				STAT	rus				Res	erved	BE2	BE1	Rese	erved	EOFSet	IntSet
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Po	servec	ı						
W								Ne	Servec	ı						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description
0:7	STATUS	Status is read-only—Writing has no effect and does not set BusError3 for write to read-only. There are currently no transmitter status bits. A status register is provided to store the final state of the control bits at the end of a repeated transmission format. Software can then pickup the end pattern for subsequent transmission.
8:9	_	Reserved
10	BE2	Bus Error type 2—flag sets: • when an IP bus transaction writes to an unimplemented register. • regardless of Bus Error Enable Bit (BEEN). If software is polling this byte and wishes to disregard this error, it must be masked. This bit field is sticky, clear with write to 1.
11	BE1	Bus Error type 1—flag sets: • when an IP bus transaction reads an unimplemented register. • regardless of BEEN. If software is polling this byte and wishes to disregard this error, it must be masked. This bit field is sticky, clear with write to 1.
12:13	_	Reserved
14	EOFSet	 End of Frame—flag sets: when transmitter reaches end of frame. regardless of other control bits. If software is polling this byte and wishes to disregard this error, it must be masked. This bit field is sticky, clear with write to 1.
15	IntSet	Interrupt Set—flag sets: • when an Interrupt condition occurred. • regardless of BEIE or IntEna. If software is polling this byte and wishes to disregard this error, it must be masked. This bit field is sticky, clear with write to 1.
16:31	_	Reserved

19.4.1.8 Dataword Transmitted Register 7 (0E1C)

Table 19-9. IR Dataword Transmitted Register 7 (0E1C)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Con	trol							۸da	Irocc			
W				COII	li Oi				Address							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R									Data							
W									Dala							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bits	Name	Description
0:7	Control	Control word (8 bits)—Received control bits, if any (significant bits according to numCtl). Right justified LSB.
8:15	Address	Address word (8 bits)—Received address bits, if any (according to numAdd). Right justified LSB.
16:31	Data	Data word (16 bits)—Received data bits (according to numData). Right justified LSB.

19.5 Remote IR Receiver

A single input is always available to receive and process consumer IR protocols. An extensive hardware module has been developed to allow the least possible software overhead for this function. An extensively description is not necessary for the particular IR protocol support. This is a one-time step that involves writing several registers to describe bit-time, frame-time, preamble, start bits, number of address, and so on. This approach has the advantage of providing a very flexible hardware module which hopefully can support all the myriad IR protocols which exist.

Mask and compare registers are available for address and data bits. This lets the user "filter" what devices and device commands generate a processor interrupt. The filtering process can be specified to a single address/data combination to be used in conjunction with a WakeUp function. For example, in a powered down mode, the user can specify that only one command word, when received, generates an interrupt to the processor. Typically this would be the "Power" command. Whatever the filter parameters are, when they are matched, the received data word is put in an output register and an interrupt, if enabled, is generated.

Additional features are the stripping of preamble, start, and/or complement data prior to the data word being written to the output register. Separate registers are provided for control bits, address bits, and data bits. Thus, software can fetch any or all of the desired information, providing very low cycle counts for decision processing. A programmable spike filter is included. The needed incoming datastream timing precision can be degraded via a "Slop" register setting. The slop register essentially opens the window of opportunity for an input edge transition to be considered valid.

NOTE: At the MGT5100 input, it is assumed an external IR detector converts the IR carrier to a static high or low indication. This module operates independent of the carrier frequency and expects an input signal indication of either carrier-on (1) or carrier-off (0).

Fairly detailed status information is provided for initial software debugging. This status must be polled, since no interrupt is generated until a valid word is received.



NOTE:

The remote IR receiver module does not reside on the CommBus, nor is it associated with the SmartDMA control system. Access to or from this module is through the IP bus interface only. Module interrupts tie directly to the Interrupt Controller and are treated as a very low interrupt priority.

19.5.1 Remote IR Registers—MBAR + 0x0E00

The Remote IR interface is controlled by 10 32-bit registers. These registers are located at an offset from MBAR of 0x0e00. Register addresses are relative to this offset. Therefore, the actual register address is: MBAR + 0x0E00 + register address

Hyperlinks to the Remote IR registers are provided below:

- Remote IR Enable Control Register 0 (0Exx)
- Remote IR Data Stream Format Register 2 (0Exx) Remote IR Data Stream Format Register 7 (0Exx)
- Remote IR Data Stream Format Register 3 (0Exx) Remote IR Status Register 8 (0Exx)
- Remote IR Data Stream Format Register 4 (0Exx)
 Remote IR Dataword Received Register 9 (0Exx)
- Remote IR Data Compare/Mask Register 5 (0Exx)
- Remote IR Data Stream Control Register 1 (0Exx) Remote IR Data Compare/Mask Register 6 (0Exx)

19.5.1.1 Enable Control Register 0 (0Exx)

Table 19-10. Remote IR Enable Control Register 0 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
R	Reser	wod	DEIE	BEEN	Dovid	atch	ina	ME				Reserved							
W	116361	veu	DLIL	DLLIN	Novu	Lat	IntEna	IVIL				11030	ei veu						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb			
R								Pos	erved	1									
W	Reserved																		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bits	Name	Description
0:1	_	Reserved
2	BEIE	Bus Error Interrupt Enable—bit enables interrupts when bus errors are present. Bus error status bits are updated regardless of BEIE being enabled. Status bit is provided for polling purposes.
3	BEEN	Bus Error Enable—bit enables IP bus interface Transfer Error Acknowledgement (TEA). Provides immediate indication of transfer error. Status bits are provided for polling purposes. 1 = Enabled.
4	_	Reserved
5	Latch	A diagnostic control bit, which causes the module to halt at the first VDW. 1 = Latch operation (Enable autoclears at VDW).

Bits	Name	Description
6	IntEna	Interrupt Enable— bit enables interrupts at receipt of a valid data word (VDW). Valid data words are loaded into output registers regardless of IntEna, a VDW status bit is provided for polling purposes.
7	ME	Master Enable/Module Enable—Module free-runs while enabled, loading (and possibly overwriting) the output registers for each VDW received. 1 = Enabled
8:31	_	Reserved

19.5.1.2 Data Stream Control Register 1 (0Exx)

Table 19-11. Remote IR Data Stream Control Register 1 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R											ЗрВ	5	۾.	9	О	St
W		Re	eserve	d		SLOP			Reserved		MarkSpB	PLM	CtICP	AddCP	DataCP	BiPhs
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Ro	served	ı						
W								110	361 760							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:4	_	Reserved
5:7	SLOP	This is a special register that provides for input datastream timing parameter variations. The above bit-times are applied to each input transition, the SLOP setting provides for a plus and minus variation window around each input transition. If the input transition falls within this window, it is deemed to be a valid transition. The SLOP setting must be non-zero, but not so large as to allow false valid indications on "foreign" data streams. There are a lot of IR signals bouncing around, it is important to set this discrimination factor as tightly as possible.
8:9	_	Reserved
10	MarkSpB	PLM only—bit defines the mark space order within a bit-time. 1 = Mark/Space 0 = Space/Mark
11	PLM	PLM only—bit defines the fixed width portion of a bit-time. 1 = Mark fixed 0 = Space fixed
12	CtICP	Control Complement—bit defines whether complemented CONTROL data is present in the input data stream. Some protocols send complemented data after each field within a frame. The possible fields (as defined above) are control, address, and data. If any bit is 1, the module looks for complement data following each field not defined as 0. Complement data is checked for integrity and stripped from the data stream before the data word is placed in the output registers. See Note.



Bits	Name	Description									
13	AddCP	Add Complement—bit defines whether complemented ADDRESS data is present in the input datastream. Some protocols send complemented data after each field within a frame. The possible fields (as defined above) are control, address, and data. If any bit is 1, the module looks for complement data following each field not defined as 0. Complement data is checked for integrity and stripped from the data stream before the data word is placed in the output registers. See Note.									
14	DataCP	Data Complement—bit defines whether complemented DATA data is present in the input datastream. Some protocols send complemented data after each field within a frame. The possible fields (as defined above) are control, address, and data. If any bit is 1, the module looks for complement data following each field not defined as 0. Complement data is checked for integrity and stripped from the datastream before the data word is placed in the output registers. See Note.									
15	BiPhs	If 1, then Bi-phase protocol is assumed, else PLM.									
16:31 — Reserved											
NOTE: If	NOTE: If defined, preamble or start bits are not complementable. The user must properly define these fields to										

IOTE: If defined, preamble or start bits are not complementable. The user must properly define these fields to allow coherency for the particular data stream format.

19.5.1.3 Data Stream Format Register 2 (0Exx)

Table 19-12. Remote IR Data Stream Format Register 2 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R		num/	Δdd			numData				svd numStart				numCtl			
W					Hairi	Data		rtsva	Hamolar								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R		De	ocorvo	4		nı	ımDra	am				Pos	erved				
W	Reserved					numPream				Rese				si ved			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bits	Name	Description
0:3	numAdd	Number of address bits (may be 0)—Defined address bits are applied to the address compare mask for Interrupt decision making.
4:7	numData	Number of data bits—Defined data bits are applied to the data compare mask. If set to 0, represents maximum value of 16 data bits in the data word. Eight reserved unused bits, writing has no effect, always reads 0.
8	_	Reserved
9:11	numStar	Number of start bits at start of each frame (may be 0)—Bi-phase protocols typically use start bits. Must be 0 for PLM. Assumed to be high bits
12:15	numCtl	Number of control bits (may be 0)—Control bits are arbitrary bits that precede actual address or data bits. Control bits, if specified, are not compare maskable.
16:20	_	Reserved
21:23	numPream	Number of preamble transitions at start of each frame (may be 0)—1st preamble is expected to be high, followed by a low, then a high, and so on. PLM protocols typically use preamble.



Bits	Name	Description
24:31	_	Reserved

19.5.1.4 Data Stream Format Register 3 (0Exx)

Table 19-13. Remote IR Data Stream Format Register 3 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R W			ı	BitPre	Scale				Reserved					SpikeCnt			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb	
R								Frame	ePreSc	ale							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bits	Name	Description
0:7	BitPre-Scale	Prescale count value to be applied to bit-time calculation. This should be set at a minimum value to accommodate the largest bit-time, but at the greatest resolution.
8:11	_	Reserved
12:15	SpikeCnt	Number of system clocks to apply to spike suppression.
16:31	Frame-PreScale	Prescale count value for calculation of total frame time (clocked by system clock).

19.5.1.5 Data Stream Format Register 4 (0Exx)

Table 19-14. Remote IR Data Stream Format Register 4 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				Bit	Y							Rif	Y0			
W				DIL	^							ווט	.10			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R				rameL	onath							Dia	:Y1			
W				TallieL	engui							ы	. 1 1			
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	BitX	Prescaled bit-time
		 For Bi-phase protocols, this is the total bit-time. For PLM protocols, this represents the fixed time of either the mark or space, whichever is fixed.
8:15	BitY0	PLM only—varying mark or space time that represents that data = 0.



Bits	Name	Description
16:23	FrameLength	Number of Frame prescaled counts to indicate total frame time. At 54MHz total frame time, maximum is 310ms. Frame length is the minimum amount of time it takes for any sequence of bits to be transmitted. It is assumed there is an identifiable and fixed frame length for any given protocol. This should include some guaranteed idle time at the end of each frame.
17:24	BitY1	PLM only—varying mark or space time that represents that data = 1.

19.5.1.6 Data Compare/Mask Register 5 (0Exx)

Table 19-15. Remote IR Data Compare/Mask Register 5 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R					DataComp											
W								Dai	acom	9						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Da	taMasl	,						
W								Da	laiviasi	`						
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:15		Any "1" in this register causes the corresponding received data bit to be compared to the corresponding bit in the data mask register.
16:31		Any compare enabled data bit must match the corresponding bit in this register before an Interrupt can be generated. The IntEna bit must be set and the AddComp/AddMask registers must also pass.

19.5.1.7 Data Compare/Mask Register 6 (0Exx)

Table 19-16. Remote IR Data Compare/Mask Register 6 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R				AddC	omn				AddMask									
W				Auuc	onip				Addiviask									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R								Re	served	ı								
W								110	301 700	•								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bits	Name	Description
0:7	•	Any "1" in this register causes the corresponding received data bit to be compared
		to the corresponding bit in the DataMask register.



Bits	Name	Description
8:15	AddMask	Any compare enabled data bit must match the corresponding bit in this register before an Interrupt can be generated. The IntEna bit must be set and the AddComp/AddMask registers must also pass.
16:31	_	Reserved

19.5.1.8 Data Stream Format Register 7 (0Exx)

Table 19-17. Remote IR Data Stream Format Register 7 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R				Prear	nl O				PreamHI									
W									1 routili ii									
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R								Po	servec	1								
W								Ne	SCI VEC	4								
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bits	Name	Description
0:7	PreamLO	Preamble low time, if applicable. Preamble may be different from normal bit-time.
8:15	PreamHI	Preamble high time, if applicable.
16:31		Reserved

19.5.1.9 Status Register 8 (0Exx)

Table 19-18. Remote IR Status Register 8 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				STAT	ΓUS				Rsvd	BE3	BE2	BE1	Rese	erved	AbortSet	IntSet
W															Ab	
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb
R								Re	eserved	I						
W								110	0001 400							
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
0:7	STATUS	Status is read-only—Writing has no effect and does not set BusError3 for write to read-only. Currently there are NO transmitter status bits.
		A status register is provided to store the final state of the control bits at the end of a repeated transmission format. Thus, software can pickup the end pattern for subsequent transmission.
8	_	Reserved



Bits	Name	Description
9	BE3	Bus Error type 3—flag sets:
		when an IP bus transaction writes to a read-only register.
		regardless of the bus error enable bit (BEEN).
		If software is polling this byte and wishes to disregard this error, it must be masked.
		This bit field is sticky, clear with write to 1.
10	BE2	Bus Error type 2—flag sets:
		 when an IP bus transaction writes to an unimplemented register. regardless of BEEN.
		If software is polling this byte and wishes to disregard this error, it must be masked. This bit field is sticky, clear with write to 1.
11	BE1	Bus Error type 1—flag sets:
		when an IP bus transaction reads an Unimplemented register. regardless of BEEN.
		If software is polling this byte and wishes to disregard this error, it must be masked. This bit field is sticky, clear with write to 1.
12:13	_	Reserved
14	AbortSet	Abort Set—flag sets:
		when an Abort condition occurs.
		regardless of other control bits.
		If software is polling this byte and wishes to disregard this error, it must be masked. This bit field is sticky, clear with write to 1.
15	IntSet	Interrupt Set—flag sets:
'0	micot	when an Interrupt condition occurs.
		• regardless of BEIE or IntEna.
		If software is polling this byte and wishes to disregard this error, it must be masked.
		This bit field is sticky, clear with write to 1.
16:31	_	Reserved

19.5.1.10 Dataword Received Register 9 (0Exx)

Table 19-19. Remote IR Dataword Received Register 9 (0Exx)

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
R W	Con						Control							Address				
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31 lsb		
R	Data																	
W																		
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bits	Name	Description
0:7		ControlWord (8 bits)—Received control bits, if any (significant bits according to numCtl). Right justified LSB.



Bits	Name	Description
8:15	Address	AddressWord (8 bits)—Received address bits, if any (according to numAdd). Right justified LSB.
16:31	Data	Dataword (16 bits)—Received Data bits (according to numData). Right justified LSB.

19.6 IR Keyboard Receiver

The IR keyboard receiver consists of a single pin to receive basic UART signals. Some custom functionality must be wrapped around this UART to make it usable and software friendly. If this function is to support WakeUp (it is currently defined as such) then some additional support is needed.

The main premise is that IR keyboards transmit a standard UART-capable datastream (quite different from typical consumer remote protocols).

NOTE:

The IR keyboard receiver module does not reside on the CommBus nor is it associated with the SmartDMA control system. Access to or from this module is only available through the IP bus interface. Interrupts from this module are tied directly to the Interrupt Controller and are treated as a very low interrupt priority.



SECTION 20 MOTOROLA SCALABLE CAN (MSCAN)

20.1 Overview

The following sections are contained in this document:

- Features
- MSCAN Registers—MBAR + 0900
- External Pin Descriptions

The Motorola Scalable Controller Area Network (MSCAN) module is a communication controller that implements the CAN 2.0A/B protocol. This CAN protocol is a serial data bus design that meets the following requirements:

- real-time processing
- · reliable operation in an EMI environment
- cost-effectiveness
- required bandwidth

MSCAN uses an advanced buffer arrangement resulting in predictable, real-time behavior that simplifies application software.

Figure 20-1 shows the MSCAN block diagram.




Figure 20-1. Block Diagram—MSCAN

20.2 Features

MSCAN basic features are:

- Modular architecture
- Implementation of the CAN protocol—Version 2.0A/B
 - Standard and extended data frames
 - 0–8Bytes data length
 - Programmable bit-rate up to 1 Mbps (depends on actual bit timing and PLL clock jitter)
 - Support for remote frames
- 4 Rx buffers with FIFO storage scheme
- 3 Tx buffers with internal prioritization using a "local priority" concept
- Flexible maskable identifier filter supports two full size extended identifier filters:
 - 2 32-bit filters
 - 4 16-bit filters
 - 8 8-bit filters
- Programmable WakeUp functionality
- Programmable loop-back mode supports self-test operation
- Programmable listen-only mode for monitoring of CAN bus
- Separate signalling and interrupt capabilities for all CAN Rx and Tx error states
 - warning
 - error-passive
 - bus-off
- Internal timer for time stamping of Rx and Tx messages
- Three low power modes:
 - sleep
 - power-down
 - MSCAN enable
- Global initialization of configuration registers

20.3 MSCAN Registers—MBAR + 0900

All register bits in this module are completely synchronous to internal clocks during a register read.

MSCAN registers are located at an offset from MBAR of 0x0200. Register addresses are relative to this offset. Therefore, the actual register address is: $\frac{\text{MBAR} + 0x0200 + \text{register}}{\text{ister}}$





Hyperlinks to the MSCAN registers are provided below:

- MSCAN Control Register 0 (0900, 0980)— CAN[1,2]CTL0
- MSCAN Control Register 1 (0901, 0981)— CAN[1,2]CTL1
- MSCAN Bus Timing Register 0 (0904, 0984)— CAN[1,2]BTR0
- MSCAN Bus Timing Register 1 (0905, 0985)— CAN[1,2]BTR1
- MSCAN Rx Flag (0908, 0988)—CAN[1,2]RFLG
- MSCAN Rx Interrupt Enable (0909, 0989)— CAN[1,2]RIER
- MSCAN Tx Flag (090C, 098C)—CAN[1,2]TFLG
- MSCAN Tx Interrupt Enable (090D, 098D)— CAN[1,2]TIER
- MSCAN Tx Message Abort Request (0910, 0990)—CAN[1,2]TARQ
- MSCAN Tx Message Abort Ack (0911, 0991)— CAN[1,2]TAAK
- MSCAN Tx Buffer Select (0914, 0994)— CAN[1,2]BSEL
- MSCAN ID Acceptance Control (0915, 0995)— CAN[1,2]IDAC
- MSCAN Rx Error (091C, 099C)— CAN[1,2]RXERR
- MSCAN Tx Error (091C, 099C)— CAN[1,2]TXERR
- MSCAN ID Acceptance (0920–0935)— CAN[1,2]IDAR[1–7]
- MSCAN ID Mask (0928–09BD)— CAN[1,2]IDMR[0-7]
- MSCAN Rx ID Register 0 (0940–09C0)— CAN[1,2]RXIDR0
- MSCAN Rx ID Register 1 (0941–09C1)— CAN[1,2]RXIDR1


- MSCAN Rx ID Register 0 (0940, 09C0)— CAN[1,2]RXIDR0
- MSCAN Rx ID Register 1 (0941, 09C1)— CAN[1,2]RXIDR1
- MSCAN Rx ID Register 2 (0944, 09C4)— CAN[1,2]RXIDR2
- MSCAN Rx ID Register 3 (0945,09C5)— CAN[1,2]RXIDR3
- MSCAN Rx Data Segment (0948–09D5)— CAN[1,2]RXDSR[0–7]
- MSCAN Rx Data Length (0958, 09D8)— CAN[1,2]RXDLR
- MSCAN Rx Time Stamp High (095C, 09DC)— CAN[1,2]RXTIMH
- MSCAN Rx Time Stamp Low (095D, 09DD)— CAN[1,2]RXTIML
- MSCAN Tx Buffer Priority (0979, 09F9)— CAN[1,2]TXTBPR
- MSCAN Tx Time Stamp High (097C, 09FC)— CAN[1,2]TXTIMH
- MSCAN Tx Time Stamp Low (097D, 09FD)— CAN[1,2]TXTIML
- MSCAN Tx ID Register 0 (0960, 09E0)— CAN[1,2]TXIDR0
- MSCAN Tx ID Register 1 (0961, 09E1)— CAN[1,2]TXIDR1
- MSCAN Tx ID Register 2 (0964, 09E4)— CAN[1,2]TXIDR2
- MSCAN Tx ID Register 3 (0965, 09E5)— CAN[1,2]TXIDR3
- MSCAN Tx Data Segment (0968–09F5)— CAN[1,2]TXDSR[0-7]
- MSCAN Tx Data Length (0978, 09F8)— CAN[1,2]TXDLR



20.3.1 Control Register 0 (0900, 0980)—CAN[1,2]CTL0

CAN1CTL0 0900 CAN2CTL0 0980

Table 20-1. MSCAN Control Register 0 (0900, 0980)—CAN[1,2]CTL0



Bit	Name	Description
0	INITRQ	Initialization Mode Request—When the CPU sets this bit, MSCAN skips to initialization mode. Any ongoing transmission or reception is aborted and bus synchronization lost. The module indicates entry to initialization mode by setting INITAK=1
1	SLPRQ	Sleep Mode Request—bit requests MSCAN enter sleep mode, an internal power saving mode. If a CAN message transfer is occurring when receiving this request, MSCAN waits until end of current message before entering sleep mode. The module indicates entry to Sleep Mode by setting SLPAK=1. MSCAN Control 1 Register (CANCTL1). Sleep mode is active until the CPU clears SLPRQ or, depending on the WUPE bit setting, MSCAN detects CAN bus activity and clears SLPRQ. 0 = Running—MSCAN functions normally 1 = Sleep Mode Request—MSCAN locks in idle state
2	WUPE	WakeUp Enable—bit lets MSCAN restart when being locked in idle state during sleep mode and traffic on CAN is detected. 0 = WakeUp disabled—MSCAN ignores traffic on CAN 1 = WakeUp enabled—MSCAN is able to restart
3	TIME	Timer Enable—bit activates an internal 16-bit wide free running timer, clocked by the bit-clock. If timer is enabled, a 16-bit time stamp is assigned to each transmitted/ received message within the active Tx/Rx buffer. As soon as a message is acknowledged on CAN, the time stamp is written to the highest bytes (\$_E, \$_F) in the appropriate buffer. The internal timer is reset (all bits set to "0") when Initialization Mode is active. 0 = Disable internal MSCAN timer
4	SYNCH	1 = Enable internal MSCAN timer Synchronized Status—flag bit indicates whether MSCAN is synchronized to the CAN bus and, as such, can participate in the communication process. It is set and cleared by MSCAN. 0 = MSCAN is not synchronized to the CAN bus 1 = MSCAN is synchronized to the CAN bus
5	CSWAI	CAN Stops in Wait Mode—enabling this bit allows lower power consumption in wait mode by disabling all clocks at the bus interface to the MSCAN module. 0 = Module is not affected during WAIT mode 1 = Module ceases to be clocked during WAIT mode




Bit	Name	Description
6	RXACT	Receiver Active Status—flag bit indicates MSCAN is receiving a message. The flag is controlled by the receiver front end. This bit is not valid in loop-back mode. 0 = MSCAN is transmitting or idle1 1 = MSCAN is receiving a message (including when arbitration is lost)
7	RXFRM	Received Frame—flag bit is read and clear only. It is set when a receiver has received a valid message correctly, independently of the filter configuration. Once set, it remains set until cleared by software or reset. Clear by writing 1 to the bit. This bit is not valid in loop-back mode. 0 = No valid message was received since last clearing this flag 1 = A valid message was received since last clearing of this flag
8:15	_	Reserved

20.3.2 Control Register 1 (0901, 0981)—CAN[1,2]CTL1

CAN1CTL1 0901 CAN2CTL1 0981

Table 20-2. MSCAN Control Register 1 (0901, 0981)—CAN[1,2]CTL1



Bit	Name	Description
0	INITAK	Initialization Mode Acknowledge—flag indicates whether MSCAN module is in initialization mode. It is used as a handshake flag for the INITRQ initialization mode request. Initialization mode is active when INITRQ=1 and INITAK=1. The registers CANCTL1, CANBTR0, CANBTR1, CANIDAC, CANIDAR0-7, CANIDMR0-7 can only be written by the CPU when the MSCAN is in initialization mode. 0 = Running – The MSCAN operates normally 1 = Initialization Mode Active – The MSCAN has entered initialization mode
1	SLPAK	Sleep Mode Acknowledge—flag indicates whether MSCAN module has entered sleep mode. It is used as a handshake flag for SLPRQ sleep mode request. Sleep mode is active when INITRQ=1 and INITAK=1. Depending on the WUPE bit setting, MSCAN clears the flag if it detects bus activity on CAN while in Sleep Mode. 0 = Running—MSCAN operates normally 1 = Sleep Mode Active—MSCAN has entered Sleep Mode
2	WUPM	WakeUp Mode—bit defines whether the integrated low-pass filter is applied to protect the MSCAN from spurious WakeUp. 0 = MSCAN wakes-up the CPU after any recessive to dominant edge on the CAN bus and WUPE=1 in CANCTL0 1 = MSCAN wakes-up the CPU only in case of a dominant pulse on the bus which has a length of Twup and WUPE=1 in CANCTL0
3	_	Reserved



Bit	Name	Description
4	LISTEN	Listen-Only Mode—bit configures MSCAN as bus monitor1. When bit is set, all valid CAN messages with matching ID are received, but no acknowledgement or error frames are sent out. In addition, error counters are frozen. Listen-only mode supports applications that require "hot plugging" or throughput analysis. MSCAN is unable to transmit any messages, when listen-only mode is active.
		0 = normal operation 1 = Listen Only Mode activated
5	LOOPB	Loop-Back Self-Test Mode—when bit is set, MSCAN does an internal loop-back that can be used for self test operation. Tx bit-stream output feeds back to receiver internally. RxCAN input pin is ignored and TxCAN output goes to recessive state (logic '1'). MSCAN behaves as it does normally when transmitting and treats its own transmitted message as a message received from a remote node. In this state, MSCAN ignores bit sent during ACK slot in CAN frame acknowledge field to ensure proper reception of its own message. Both Tx and Rx interrupts are generated.
6	CLKSRC	MSCAN Clock Source—bit defines MSCAN module clock source (only for systems with a system clock generation module. 0 = MSCAN clock source is the oscillator clock (OSC_CLK) 1 = MSCAN clock source is the ungated IP bus clock (CLK)
7	CANE	MSCAN Enable
		0 = MSCAN module is disabled 1 = MSCAN module is enabled
8:15	_	Reserved

20.3.3 Bus Timing Register 0 (0904, 0984)—CAN[1,2]BTR0

CAN1BTR0 0904

CAN2BTR0 0984

Table 20-3. MSCAN Bus Timing Register 0 (0904, 0984)—CAN[1,2]BTR0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	PO	7	P2	P3	Р4	P5	WO	W	Reserved							
W	BR	BR	BR	BR	BR	BR	S	S								
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:5	BRP[0:5]	Baud Rate Prescaler—bits determine time quanta (Tq) clock used to build up individual bit timing, see Table 20-4.
6:7	SJW[0:1]	Synchronization Jump Width—defines the maximum number of time quanta (Tq) clock cycles a bit can be shortened or lengthened to achieve re-synchronization to data transitions on the bus. 00 = 1 Tq clock cycle 10 = 2 Tq clock cycles 01 = 3 Tq clock cycles 11 = 4 Tq clock cycles
8:15	_	Reserved





Table 20-4. Baud Rate Prescaler

BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	Prescaler Value (P)
0	0	0	0	0	0	1
0	0	0	0	0	1	2
0	0	0	0	1	0	3
0	0	0	0	1	1	4
1	1	1	1	1	0	63
1	1	1	1	1	1	64

20.3.4 Bus Timing Register 1 (0905, 0985)—CAN[1,2]BTR1

CAN1BTR1 0905 CAN2BTR1 0985

Table 20-5. MSCAN Bus Timing Register 1 (0905, 0985)—CAN[1,2]BTR1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	G10	G11	G12	G13	G20	G21	322	ИР				D				
W	TSE	TSE(TSE(TSE	TSE(TSE(TSE(SAN				Res	erved			
RESET:	0	0	0	0	0	0	•	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:3	TSEG[10:13]	Time Segment 1—time segments within the bit-time, fix the number of clock cycles per bit-time and the location of the sample point. Time segment 1 (TSEG1) values are programmable as shown in Table 20-6.
4:6	TSEG[20:22]	Time Segment 2—time segments within the bit-time, fix the number of clock cycles per bit-time and the location of the sample point. Time segment 2 (TSEG2) values are programmable as shown in Table 20-7.
7	SAMP	Sampling—bit determines number of serial bus samples taken per bit-time. If set, three samples per bit are taken; the regular one (sample point) and two preceding samples using a majority rule. For higher bit-rates, it is recommended that SAMP be cleared, which means only one sample is taken per bit. 0 = One sample per bit 1 = Three samples per bit
8:15	_	Reserved

Bit-time, as shown below, is determined by:

- oscillator frequency
- baud rate prescaler
- number of time quanta (Tq) clock cycles per bit



Table 20-6 and Table 20-7 give time segment values.

Bit Time =
$$\frac{\text{(Prescaler value)}}{f_{\text{CANCLK}}}$$
 • (Number of Time Quanta)

Table 20-6. Time Segment 1 Values

TSEG13	TSEG12	TSEG11	TSEG10	Time segment 1
0	0	0	0	1 Tq clock cycle (a)
0	0	0	1	2 Tq clock cycles (1)
0	0	1	0	3 Tq clock cycles (1)
0	0	1	1	4 Tq clock cycles
1	1	1	0	15 Tq clock cycles
1	1	1	1	16 Tq clock cycles


Table 20-7. Time Segment 2 Values

TSEG22	TSEG21	TSEG20	Time segment 2
0	0	0	1 Tq clock cycle (a)
0	0	1	2 Tq clock cycles
1	1	0	7 Tq clock cycles
1	1	1	8 Tq clock cycles

20.3.5 Rx Flag (0908, 0988)—CAN[1,2]RFLG

CAN1RFLG 0908 CAN2RFLG 0988

Table 20-8. MSCAN Rx Flag (0908, 0988)—CAN[1,2]RFLG





Bit	Name	Description
0	RXF	Receive Buffer Full—flag is set by MSCAN when a new message is shifted into RX FIFO. Flag indicates whether the shifted buffer is loaded with a correctly received message (matching identifier, matching cyclic redundancy code (CRC) and no other errors detected). After CPU reads message from RxFG buffer in Rx FIFO, RxF flag must be cleared to release the buffer. A set RxF flag prohibits shifting of next FIFO entry into foreground buffer (RxFG). If not masked, RX interrupt is pending while this flag is set. To ensure data integrity, do not read the Rx buffer registers while RxF flag is cleared. For MCUs with dual CPUs, reading Rx buffer registers while RxF flag is cleared may result in a CPU fault condition. 0 = No new message available within RxFG. 1 = Rx FIFO not empty. New message is available in RxFG.
1	OVRIF	Overrun Interrupt Flag—flag is set when a data overrun condition occurs. If not masked, an Error interrupt is pending while this flag is set. 0 = No data overrun condition. 1 = data overrun detected.
2:3	TSTAT[0:1]	Transmitter Status bits—values of the error counters control the actual bus status of the MSCAN. As soon as the status change interrupt flag (CSCIF) is set these bits indicate the appropriate transmitter related bus status of the MSCAN. The coding for the bits TSTAT1, TSTAT0 is: 00 = TxOK: 0 ≤ Transmit Error Counter ≤ 96 01 = TxERR: 127 < Transmit Error Counter ≤ 255 10 = TxWRN: 96 < Transmit Error Counter ≤ 127 11 = BusOff: 255 > Transmit Error Counter
4:5	RSTAT[0:1]	Receiver Status bits—values of the error counters control the actual bus status of the MSCAN. As soon as the status change interrupt flag (CSCIF) is set these bits indicate the appropriate receiver related bus status of the MSCAN. The coding for the bits RSTAT1, RSTAT0 is: 00 = RxOK: 0 ≤ Receive Error Counter ≤ 96 01 = RxERR: 127 < Receive Error Counter 10 = RxWRN: 96 < Receive Error Counter ≤ 127 11 = BusOff1: 255 > Transmit Error Counter
6	CSCIF	CAN Status Change Interrupt Flag—flag is set when MSCAN changes its current bus status due to actual value of Tx error counter (TEC) and Rx error counter (REC). An additional 4-bit (RSTAT[1:0], TSTAT[1:0]) status register, split into separate sections for TEC/REC, notifies system of actual bus status. If not masked, an error interrupt is pending while this flag is set. CSCIF provides a blocking interrupt. That guarantees the Rx/Tx status bits (RSTAT/TSTAT) are updated only when no CAN Status Change interrupt is pending. If TECs/RECs change their current value after CSCIF is asserted and therefore cause an additional state change in RSTAT/TSTAT bits, these bits keep their old state bits until the current CSCIF interrupt is again cleared. 0 = No change in bus status occurred since last interrupt 1 = MSCAN changed current bus status.



Bit	Name	Description
7	WUPIF	WakeUp Interrupt Flag—If MSCAN detects bus activity while in sleep mode and WUPE=1 in CANTCTL0, it sets the WUPIF flag. If not masked, a WakeUp interrupt is pending while this flag is set. 0 = No WakeUp activity observed while in Sleep Mode. 1 = MSCAN detected bus activity and requested WakeUp.
8:15	_	Reserved

- Every flag has an associated interrupt enable bit in the CANRIER register. A flag can only be cleared:
 - when the condition that caused the setting is no longer valid.
 - by software writing 1 to the corresponding bit position.

20.3.6 Rx Interrupt Enable (0909, 0989)—CAN[1,2]RIER

CAN1RIER 0909 **CAN2RIER** 0989

Table 20-9. MSCAN Rx Interrupt Enable (0909, 0989)—CAN[1,2]RIER

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	믬	RIE	АТО	AT1	АТО	AT1	CE	PIE				Rasi	erved			
W	X	0	TST	TST	RST	RST	CSC	WU				1103	SI V G G			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0	RXFIE	Receiver Full Interrupt Enable
		0 = No interrupt request is generated from this event 1 = Rx buffer full (successful message reception) event causes Rx interrupt request
1	OVRIE	Overrun Interrupt Enable
		0 = No interrupt request is generated from this event.1 = An overrun event causes an error interrupt request
2:3	TSTAT[0:1]	Transmitter Status Change Enable—bits control sensitivity level in which Tx state changes cause CSCIF interrupts. Independent of the chosen sensitivity level, TSTAT flags still indicate the actual Tx state and are only updated if no CSCIF interrupt is pending.
		00 = Do not generate CSCIF interrupt caused by Tx state changes. 01 = Generate CSCIF interrupt only if transmitter enters or leaves "TxErr" or "BusOff" state. Discard other Tx state changes for generating CSCIF interrupt. 10 = Generate CSCIF interrupt only if transmitter enters or leaves "BusOff" state. Discard other Tx state changes for generating CSCIF interrupt. 11 = Generate CSCIF interrupt on all state changes.




Bit	Name	Description
4:5	RSTATE[0:1]	Receiver Status Change Enable—bits control sensitivity level in which Rx state changes cause CSCIF interrupts. Independent of the chosen sensitivity level,
		RSTAT flags still indicate the actual Rx state and are only updated if no CSCIF interrupt is pending.
		00 = Do not generate CSCIF interrupt caused by Rx state changes.
		01 = Generate CSCIF interrupt only if receiver enters or leaves "RxErr" or "BusOff"1 state. Discard other Rx state changes for generating CSCIF interrupt.
		10 = Generate CSCIF interrupt only if receiver enters or leaves "BusOff" state. Discard other Rx state changes for generating CSCIF interrupt.
		11 = Generate CSCIF interrupt on all state changes.
6	CSCIE	CAN Status Change Interrupt Enable
		0 = No interrupt request is generated from this event
		1 = A CAN Status Change event causes an error interrupt request
7	WUPIE	WakeUp Interrupt Enable
		0 = No interrupt request is generated from this event.
		1 = A WakeUP event causes a WakeUp interrupt request.
8:15	_	Reserved

20.3.7 Tx Flag (090C, 098C)—CAN[1,2]TFLG

CAN1TFLG 090C

CAN2TFLG 098C

Table 20-10. MSCAN Tx Flag (090C, 098C)—CAN[1,2]TFLG




Bit	Name	Description
0:2	TXE[0:2]	Transmitter Buffer Empty—flag indicates the associated Tx message buffer is empty, and thus not scheduled for transmission. CPU must clear the flag after a message is set up in the Tx buffer and is due for transmission. MSCAN sets flag after message is successfully sent. Flag is also set by MSCAN when Tx request is successfully aborted due to a pending abort request. If not masked, a Tx interrupt is pending while this flag is set.
		Clearing a TxEx flag also clears the corresponding ABTAKx. When a TxEx flag is set, the corresponding ABTRQx bit is cleared. When listen-mode is active TxEx flags cannot be cleared and no transmission is started. 0 = associated message buffer full (loaded with message due for Tx) 1 = associated message buffer empty (not scheduled)
3:15	_	Reserved



20.3.8 Tx Interrupt Enable (090D, 098D)—CAN[1,2]TIER

CAN1TIER 090D CAN1TIER 098D

Table 20-11. MSCAN Tx Interrupt Enable (090D, 098D)—CAN[1,2]TIER




Bit	Name	Description
0:2	TXEIE[0:2]	Transmitter Empty Interrupt Enable
		0 = No interrupt request generated from this event.1 = Transmitter empty (Tx buffer available) event causes Tx empty interrupt request.
3:15	_	Reserved

20.3.9 Tx Message Abort Request (0910, 0990)—CAN[1,2]TARQ

CAN1TARQ 0910 CAN2TARQ 0990

Table 20-12. MSCAN Tx Message Abort Request (0910, 0990)—CAN[1,2]TARQ




Bit	Name	Description
0:2	ABTRQ[0:2]	Abort Request—CPU sets bit to request a scheduled message buffer (TxEx=0) be aborted. MSCAN grants request if message has not already started transmission, or if transmission is not successful (lost arbitration or error). When message is aborted, the associated TxE and abort acknowledge flags (ABTAK) are set and a Tx interrupt occurs if enabled. The CPU cannot reset ABTRQx. ABTRQx is reset whenever the associated TxE flag is set. 0 = No abort request 1 = Abort request pending
3:15	_	Reserved

20.3.10 Tx Message Abort Ack (0911, 0991)—CAN[1,2]TAAK

CAN1TAAK 0911 CAN2TAAK 0991



Table 20-13. MSCAN Tx Message Abort Ack (0911, 0991)—CAN[1,2]TAAK



Bit	Name	Description
0:2		Abort Acknowledge—flag acknowledges message was aborted due to pending CPU abort request. After a specific message buffer is flagged empty, application software can use this flag to identify whether message was successfully aborted or was sent. Flag is cleared whenever the corresponding TxE flag is cleared. 0 = message not aborted 1 = message aborted
3:15	_	Reserved

20.3.11 Tx Buffer Select (0914, 0994)—CAN[1,2]BSEL

CAN1BSEL 0914

CAN2BSEL 0994

Table 20-14. MSCAN Tx Buffer Select (0914, 0994)—CAN[1,2]BSEL

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	TX0	TX1	TX2	0	0	0	0	0				Rese	erved			
W	17.0	171	172									11030	rvca			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:2	TX[0:2]	Transmit Buffer Select—lowest numbered bit places respective Tx buffer in CANTxFG register space (e.g., Tx1=1 and Tx0=1 selects Tx buffer Tx0, Tx1=1 and Tx0=0 selects Tx buffer Tx1) 0 = associated message buffer deselected 1 = associated message buffer selected, if lowest numbered bit
3:15	_	Reserved

20.3.12 ID Acceptance Control (0915, 0995)—CAN[1,2]IDAC

CAN1IDAC 0915

CAN2IDAC 0995

Table 20-15. MSCAN ID Acceptance Control (0915, 0995)—CAN[1,2]IDAC

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	IT0	Ξ	IT2	0	MO	Σ	0	0				Pos	erved			
W	_ ⊟	<u>H</u>	핕		₽	ΙDΑ						Kest	erveu			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:2	IDHIT[0:2]	Identifier Acceptance Hit Indicator—MSCAN sets these flags to indicate an identifier acceptance hit. See Table 20-16.
3	_	Reserved
4:5	IDAM[0:1]	Identifier Acceptance Mode—CPU sets these flags to define the identifier acceptance filter organization. In filter closed mode, no message is accepted such that the foreground buffer is never reloaded. See Table 20-17.
6:15	_	Reserved

Table 20-16. Identifier Acceptance Hit Indication

IDHIT2	IDHIT1	IDHIT0	Identifier Acceptance Hit
0	0	0	Filter 0 Hit
0	0	1	Filter 1 Hit
0	1	0	Filter 2 Hit
0	1	1	Filter 3 Hit
1	0	0	Filter 4 Hit
1	0	1	Filter 5 Hit
1	1	0	Filter 6 Hit
1	1	1	Filter 7 Hit

Table 20-17. Identifier Acceptance Mode Settings

IDAM1	IDAM0	Identifier Acceptance Mode						
0	0	2 32-bit Acceptance Filters						
0	1	4 16-bit Acceptance Filters						
1	0	8 8-bit Acceptance Filters						
1	1	Filter Closed						

20.3.13 Rx Error (091C, 099C)—CAN[1,2]RXERR

CAN1RXERR 091C CAN2RXERR 099C

Table 20-18. MSCAN Rx Error (091C, 099C)—CAN[1,2]RXERR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	RRO	RR1	RR2	RR3	RR4	RR5	RR6	RR7	MS	CAN T	x Error	(001C	0000)	CΔN	I[1 2]T	YERR
W	RXE	RXE	RXE	RXE	RXE	RXE	RXE	RXE	IVIO	OAN I	X LIIOI	(0310,	0990)	OAIV	ı[ı , ∠] ı .	ALIKIK
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:7	RX/TX[0:7]	Read-only when in sleep mode (SLPRQ=1 and SLPAK=1) or initialization mode (INITRQ=1 and INITAK=1). Write unimplemented.
		Reading this register when in any mode other than sleep or initialization, may return an incorrect value. For MCUs with dual CPUs this may cause a CPU fault condition.
		Writing to this register when in special modes can alter MSCAN functionality.
8:15	_	Reserved

20.3.14 Tx Error (091C, 099C)—CAN[1,2]TXERR

CAN1TXERR 091C CAN2TXERR 099C

Table 20-19. MSCAN Tx Error (091C, 099C)—CAN[1,2]TXERR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	MSCAN	l Ry F	rror (O	910. (199C)—	-CANI	1 21RX	(FRR	RRO	RR1	RR2	RR3	RR4	RR5	RR6	RR7
W	IVIOO7 (I	• 1 X L	1101 (0	510, 0	,550)	O/ ((V)	1,2]10	\LI\	TXE	TXE	XE	TXE	TXE	TXE	TXE	TXE
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	RX/TX[0:7]	Read-only when in sleep mode (SLPRQ=1 and SLPAK=1) or initialization mode (INITRQ=1 and INITAK=1). Write unimplemented.
		Reading this register when in any mode other than sleep or initialization, may return an incorrect value. For MCUs with dual CPUs this may cause a CPU fault condition.
		Writing to this register when in special modes can alter MSCAN functionality.
8:15	_	Reserved

20.3.15 ID Acceptance (0920–09B5)—CAN[1,2]IDAR[0-7]

CAN1IDAR0	0920	CAN2IDAR0	09A0
CAN1IDAR1	0921	CAN2IDAR1	09A1
CAN1IDAR2	0924	CAN2IDAR2	09A4
CAN1IDAR3	0925	CAN2IDAR3	09A5
CAN1IDAR4	0930	CAN2IDAR4	09B0
CAN1IDAR5	0931	CAN2IDAR5	09B1
CAN1IDAR6	0934	CAN2IDAR6	09B4
CAN1IDAR7	0935	CAN2IDAR7	09B5



Table 20-20. MSCAN ID Acceptance (0920-0935)—CAN[1,2]IDAR[1-7]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7				Rase	erved			
W	1 700	ΑΟ Ι	702	703	704	703	700	ΑΟ1				11030	Siveu			
RESET:	0	0	0	0	0	0	•	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	AC[0:7]	Acceptance Code—bits comprise a user defined sequence with which corresponding bits of the related identifier register (IDRn) of the receive message buffer are compared. Result of this comparison is then masked with the corresponding identifier mask register.
8:15	_	Reserved

On reception, each message is written into the background receive buffer. The CPU is only signalled to read the message if it passes the criteria in the identifier acceptance and identifier mask registers (accepted); otherwise, the message is overwritten by the next message (dropped).

On reception, each message is written into the background receive buffer. The CPU is only signalled to read the message if it passes the criteria in the identifier acceptance and identifier mask registers (accepted); otherwise, the message is overwritten by the next message (dropped).

20.3.16 ID Mask (0928-09BD)—CAN[1,2]IDMR[0-7]

CAN1IDMR0	0928	CAN2IDMR0	09A8
CAN1IDMR1	0929	CAN2IDMR1	09A9
CAN1IDMR2	092C	CAN2IDMR2	09AC
CAN1IDMR3	092D	CAN2IDMR3	09AD
CAN1IDMR4	0938	CAN2IDMR4	09B8
CAN1IDMR5	0939	CAN2IDMR5	09B9
CAN1IDMR6	093C	CAN2IDMR6	09BC
CAN1IDMR7	093D	CAN2IDMR7	09BD

Table 20-21. MSCAN ID Mask (0928–09BD)—CAN[1,2]IDMR[0-7]

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 ISD
R	AM0	AM1	AM2	AM3	AM4	AM5	AM6	AM7				Rase	erved			
W	Aivio	Aivii	AIVIZ	AIVIO	_\ivi -	AIVIO	AIVIO	AIVII				11030	ivea			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0



Bit	Name	Description
0:7	AM[0:7]	Acceptance Mask bits—If a particular bit in this register is cleared, this indicates the corresponding bit in the identifier acceptance register must be the same as its identifier bit before a match is detected. The message is accepted if all such bits match. If a bit is set, it indicates the state of the corresponding bit in the identifier acceptance register does not affect whether or not message is accepted. 0 = Match corresponding acceptance code register and identifier bits 1 = Ignore corresponding acceptance code register bit
8:15	_	Reserved

The identifier mask register specifies which of the corresponding bits in the identifier acceptance register are relevant for acceptance filtering.


- To receive standard identifiers in 32-bit filter mode, the last three bits (AM[0:2]) in the following mask registers must be programmed as "don't care":
 - CANIDMR1
 - CANIDMR5
- To receive standard identifiers in 16-bit filter mode, the last three bits (AM[0:2]) in the following mask registers must be programmed as "don't care":
 - CANIDMR1
 - CANIDMR3
 - CANIDMR5
 - CANIDMR7

20.3.17 Rx ID Register 0 (0940, 09C0)—CAN[1,2]RXIDR0

CAN1RXIDRO 0940

CAN2RXIDRO 09C0

Table 20-22. MSCAN Rx ID Register 0 (0940–09C0)—CAN[1,2]RXIDR0



Bit	Name	Description
0:7	ID[3:10]	Standard format identifier—has 11 bits (ID[0:10]) for standard format. ID10 is most significant bit and is transmitted first on bus during arbitration procedure. ID priority is defined to be highest for the smallest binary number.
8:15	_	Reserved



20.3.18 Rx ID Register 1 (0941, 09C1)—CAN[1,2]RXIDR1

CAN1RXIDR1 0941 CAN2RXIDR1 09C1

Table 20-23. MSCAN Rx ID Register 1 (0941-09C1)—CAN[1,2]RXIDR1

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R				(0)												
	Re	eserve	d		RTR	ID0	ID1	ID2				Res	erved			
W																
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:2	_	Reserved
3	IDE	ID Extended—flag indicates whether extended or standard identifier format is applied in this buffer. If Rx buffer, flag is set as Rx and indicates to CPU how to process buffer identifier registers. If Tx buffer, flag indicates to MSCAN what type of identifier to send. 1 = Extended format (29 bits) 0 = Standard format (11 bits)
4	RTR	Remote Transmission Request—flag reflects status of remote transmission request bit in CAN frame. If RX buffer, flag indicates Rx frame status and supports transmission of an answering frame in software. If Tx buffer, flag defines RTR bit setting to be sent. 1 = Remote frame 0 = Data frame
5:7	ID[0:2]	Reserved

20.3.19 Rx ID Register 0 (0940, 09C0)—CAN[1,2]RXIDR0

CAN1RXIDR0 0940 CAN2RXIDR0 09C0

Table 20-24. MSCAN Rx ID Register 0 (0940, 09C0)—CAN[1,2]RXIDR0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	ID21	ID22	ID23	ID24	ID25	ID26	ID27	ID28				Pasa	erved			
W	IDZI	IDZZ	1023	1024	1023	1020	1021	1020				11636	si veu			
RESET:	0	0	0	0	0	0	•	0	0	0	0	0	0	0	0	0


Bit	Name	Description
0:7	ID[3:10]	Standard format identifier—has 11 bits (ID[0:10]) for standard format. ID10 is most significant bit and is transmitted first on the bus during the arbitration procedure. ID priority is defined to be highest for the smallest binary number.
8:15	_	Reserved



20.3.20 Rx ID Register 1 (0941, 09C1)—CAN[1,2]RXIDR1

CAN1RXIDR1 0941 CAN2RXIDR1 09C1

Table 20-25. MSCAN Rx ID Register 1 (0941, 09C1)—CAN[1,2]RXIDR1



Bit	Name	Description
0:2	_	Reserved
3	IDE	ID Extended—flag indicates whether extended or standard identifier format is applied in this buffer. If Rx buffer, flag is set as Rx and indicates to the CPU how to process the buffer identifier registers. If Tx buffer, flag indicates to MSCAN what type of identifier to send. 1 = Extended format (29 bits) 0 = Standard format (11 bits)
4	RTR	Remote Transmission Request—flag reflects status of remote transmission request bit in CAN frame. If Rx buffer, flag indicates status of Rx frame and supports transmission of an answering frame in software. If Tx buffer, flag defines RTR bit setting sent. 1 = Remote frame 0 = Data frame
5:7	ID[0:2]	Reserved

20.3.21 Rx ID Register 2 (0944, 09C4)—CAN[1,2]RXIDR2

CAN1RXIDR2 0944 CAN2RXIDR2 09C4

Table 20-26. MSCAN Rx ID Register 2 (0944, 09C4)—CAN[1,2]RXIDR2

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	ID7	ID8	ID9	ID10	ID11	ID12	ID13	ID14				Pasa	erved			
W	וטו	IDO	פטו	וטוטו	ווטוו	1012	1013	1014				11636	51 V G U			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	ID[7:14]	Read anytime for Tx buffers—only when RxF flag is set for Rx buffers.
		Write anytime for Tx buffers—when TxEx flag is set and corresponding Tx buffer is selected in CANTBSEL. They are unimplemented for Rx buffers.
8:15	_	Reserved



20.3.22 Rx ID Register 3 (0945,09C5)—CAN[1,2]RXIDR3

CAN1RXIDR3 0945 CAN2RXIDR3 09C5

Table 20-27. MSCAN Rx ID Register 3 (0945,09C5)—CAN[1,2]RXIDR3

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	RTR	ID0	ID1	ID2	ID3	ID4	ID5	ID6				Rase	erved			
W		IDO	וטו	102	103	104	103	100				11030	siveu			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	ID[7:14]	Read anytime for Tx buffers—only when RxF flag is set for Rx buffers.
		Write anytime for Tx buffers—when TxEx flag is set and corresponding Tx buffer is selected in CANTBSEL. They are unimplemented for Rx buffers.
8:15	_	Reserved

20.3.23 Rx Data Segment (0948–09D5)—CAN[1,2]RXDSR[0-7]

CAN1RXDSR0	0948	CAN2RXDSR0	09C8
CAN1RXDSR1	0949	CAN2RXDSR1	09C9
CAN1RXDSR2	094C	CAN2RXDSR2	09CC
CAN1RXDSR3	094D	CAN2RXDSR3	09CD
CAN1RXDSR4	0950	CAN2RXDSR4	09D0
CAN1RXDSR5	0951	CAN2RXDSR5	09D1
CAN1RXDSR6	0954	CAN2RXDSR6	09D4
CAN1RXDSR7	0955	CAN2RXDSR7	09D5

Table 20-28. MSCAN Rx Data Segment (0948–09D5)—CAN[1,2]RXDSR[0-7]

		msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb	
	R	DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7				Resi	erved				
İ	W	DDO	001 002 003 004 003 000 0							Rossivou								
	RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	

Е	3it	Name	Description
0):7	DB[0:7]	8 data segment registers, each with bits DB[0:7], contains Tx or Rx data. Number
			of Tx or Rx bytes is determined by data length code in corresponding DLR register.
8:	:15	_	Reserved




20.3.24 Rx Data Length (0958, 09D8)—CAN[1,2]RXDLR

CAN1RXDLR 0958

CAN2RXDLR 09D8

Table 20-29. MSCAN Rx Data Length (0958, 09D8)—CAN[1,2]RXDLR



Bit	Name	Description
0:3	DLC[0:3]	Data Length Code—contains CAN frame data length field. DLC contains the number of bytes (data byte count) of the respective message. During a remote frame transmission, DLC is transmitted as programmed, while the number of transmitted data bytes is always 0. Data Byte count ranges from 0 to 8 for a data frame.
4:15	_	Reserved

20.3.25 Rx Time Stamp High (095C, 09DC)—CAN[1,2]RXTIMH

CAN1RXTIMH 095C

CAN2RXTIMH 09DC

Table 20-30. MSCAN Rx Time Stamp High (095C, 09DC)—CAN[1,2]RXTIMH

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	38	R9	310	11	112	113	214	315	Reserved							
W	TSF	TSF	TSR	TSR	TSR	TSR	TSR	TSR				Rese	ervea			
RESET:	0	0	0	0	0	0	•	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	TSR[8:15]	If the TIME bit is enabled, MSCAN writes a special time stamp to the respective registers in the active Tx or Rx buffer as soon as a message is acknowledged on the CAN bus. Time stamp is written on bit sample point for recessive bit of ACK delimiter in CAN frame. If Tx, CPU can only read time stamp after respective Tx buffer is flagged empty. Timer value, used for stamping, is taken from a free running internal CAN bit-clock. Timer overrun is not indicated by MSCAN. Timer is reset (all bits set to 0)
		during Initialization Mode. CPU can only read Time Stamp registers.
8:15	_	Reserved

20.3.26 Rx Time Stamp Low (095D, 09DD)—CAN[1,2]RXTIML

CAN1RXTIML 095D CAN2RXTIML

Table 20-31. MSCAN Rx Time Stamp Low (095D, 09DD)—CAN[1,2]RXTIML

09DD

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb			
R	RO	2	R2	R3	R4	R5	R6	R7				Ras	arvad						
W	TS	TS	TS	TS	TS	TS	TS	TS	Reserved										
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0			

Bit	Name	Description
0:7	TSR[0:7]	If TIME bit is enabled, MSCAN writes a special time stamp to the respective registers in the active Tx or Rx buffer as soon as a message is acknowledged on the CAN bus. Time stamp is written on bit sample point for recessive bit of ACK delimiter in CAN frame. If Tx, CPU can only read time stamp after respective Tx buffer is flagged empty.
		Timer value, used for stamping, is taken from a free running internal CAN bit-clock. Timer overrun is not indicated by MSCAN. Timer is reset (all bits set to 0) during Initialization Mode. CPU can only read Time Stamp registers.
8:15	_	Reserved

20.3.27 Tx Buffer Priority (0979, 09F9)—CAN[1,2]TXTBPR

CAN1TXTBPR 0979 CAN2TXTBPR 09F9

Table 20-32. MSCAN Tx Buffer Priority (0979, 09F9)—CAN[1,2]TXTBPR

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	8	Б	02	03	9	05	90	07				Pos	erved			
W	PRI	PR	PR	PR	PR	PR	PR	PRI				I/G2	erveu			
RESET:	0	0	0	0	0	0	•	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	PRIO[0:7]	Register defines local priority of associated message buffer. Local priority is used for MSCAN internal prioritization process and is defined to be highest for the smallest binary number. MSCAN implements the following internal prioritization mechanisms:
		 All transmission buffers with a cleared TXEx flag participate in prioritization immediately before start of frame (SOF) is sent. Transmission buffer with lowest local priority field wins prioritization. If more than one buffer has the same lowest priority, message buffer with lower index number wins.
8:15	_	Reserved



20.3.28 Tx Time Stamp High (097C, 09FC)—CAN[1,2]TXTIMH

CAN1TXTIMH 097C CAN2TXTIMH 09FC

Table 20-33. MSCAN Tx Time Stamp High (097C, 09FC)—CAN[1,2]TXTIMH

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	38	39	110	111	312	213	314	115				Doo	om (od			
W	TSF	TSF	TSR	TSR	TSR	TSR	TSR	TSF				Res	erved			
RESET:	0	0	0	0	0	0	•	0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7	TSR[8:15]	If TIME bit is enabled, MSCAN writes a special time stamp to respective registers in active Tx or Rx buffer as soon as a message is acknowledged on the CAN bus. Time stamp is written on bit sample point for recessive bit of ACK delimiter in CAN frame. If Tx, CPU can only read time stamp after respective Tx buffer is flagged empty.
		Timer value, used for stamping, is taken from a free running internal CAN bit-clock. Timer overrun is not indicated by MSCAN. Timer is reset (all bits set to 0) during initialization mode. CPU can only read time stamp registers.
8:15	_	Reserved

20.3.29 Tx Time Stamp Low (097D, 09FD)—CAN[1,2]TXTIML

CAN1TXTIML 097D

CAN2TXTIML 09FD

Table 20-34. MSCAN Tx Time Stamp Low (097D, 09FD)—CAN[1,2]TXTIML

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	RO	73	R2	R3	R4	R5	R6	R7				Rasi	erved			
W	TS	TS	TS	TS	TS	TS	TS	TS				11030	Siveu			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7		If TIME bit is enabled, MSCAN writes a special time stamp to respective registers in active Tx or Rx buffer as soon as message is acknowledged on CAN bus. Time stamp is written on bit sample point for recessive bit of ACK delimiter in CAN frame. If Tx, CPU can only read time stamp after respective Tx buffer is flagged empty.
		Timer value, used for stamping, is taken from a free running internal CAN bit-clock. Timer overrun is not indicated by MSCAN. Timer is reset (all bits set to 0) during initialization mode. CPU can only read time stamp registers.
8:15		Reserved

20.3.30 Tx ID Register 0 (0960, 09E0)—CAN[1,2]TXIDR0

CAN1TXIDR0 0960 CAN2TXIDR0 09E0

Table 20-35. MSCAN Tx ID Register 0 (0960, 09E0)—CAN[1,2]TXIDR0

	msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R	ID3	ID4	ID5	ID6	ID7	ID8	ID9	ID10				Rese	erved			
W	103	104	100	IDO	107	IDO	103					11030	rveu			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7		Standard format identifier—has 11 bits (ID[0:10]) for standard format. ID10 is most significant bit and is transmitted first on bus during arbitration procedure. Identifier priority is defined to be highest for the smallest binary number.
8:15	_	Reserved

20.3.31 Tx ID Register 1 (0961, 09E1)—CAN[1,2]TXIDR1

CAN1TXIDR1 0961 CAN2TXIDR1 09E1

Table 20-36. MSCAN Tx ID Register 1 (0961, 09E1)—CAN[1,2]TXIDR1

	msb u	1	2	3	4	5	ь	1	8	9	10	11	12	13	14	15 ISD
R	Re	serve	4	(0=)	RTR	ID0	ID1	ID2				Rese	erved			
W			•	IDE(.50	.5.	102				11000	,, v o a			
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0


Bit	Name	Description
0:2	_	Reserved
3	IDE	ID Extended—flag indicates whether extended or standard identifier format is applied in this buffer. If Rx buffer, flag is set as received and indicates to CPU how to process buffer identifier registers. If Tx buffer, flag indicates to MSCAN what type of identifier to send. 1 = Extended format (29 bits) 0 = Standard format (11 bits)
4	RTR	Remote Transmission Request—flag reflects status of remote transmission request bit in CAN frame. If Rx buffer, it indicates status of received frame and supports transmission of an answering frame in software. If Tx buffer, flag defines RTR bit setting to be sent. 1 = Remote frame 0 = Data frame
5:7	ID[0:2]	Reserved



20.3.32 Tx ID Register 2 (0964, 09E4)—CAN[1,2]TXIDR2

CAN1TXIDR2 0964 CAN2TXIDR2 09E4

Table 20-37. MSCAN Tx ID Register 2 (0964, 09E4)—CAN[1,2]TXIDR2




I	Bit	Name	Description
(0:7	ID[7:14]	Read anytime for Tx buffers—only when RXF flag is set for Rx buffers.
			Write anytime for Tx buffers—when TXEx flag is set and corresponding Tx buffer is selected in CANTBSEL. They are unimplemented for Rx buffers.
8	3:15	_	Reserved

20.3.33 Tx ID Register 3 (0965, 09E5)—CAN[1,2]TXIDR3

CAN1TXIDR3 0965 CAN2TXIDR3 09E5

Table 20-38. MSCAN Tx ID Register 3 (0965, 09E5)—CAN[1,2]TXIDR3



Bit	Name	Description
0	RTR	Remote Transmission Request—flag reflects status of remote transmission request bit in CAN frame. If Rx buffer, it indicates status of received frame and supports transmission of an answering frame in software. If Tx buffer, flag defines RTR bit setting to be sent. 0 = Remote frame 1 = Data frame
1:7	ID[0:6]	Read anytime for Tx buffers—only when RXF flag is set for Rx buffers. Write anytime for Tx buffers—when TXEx flag is set and corresponding Tx buffer is selected CANTBSEL. They are unimplemented for Rx buffers.
8:15	_	Reserved

20.3.34 Tx Data Segment (0968–09F5)—CAN[1,2]TXDSR[0-7]

CAN1TXDSR0	0968	CAN2TXDSR0	09E8
CAN1TXDSR1	0969	CAN2TXDSR1	09E9
CAN1TXDSR2	096C	CAN2TXDSR2	09EC
CAN1TXDSR3	096D	CAN2TXDSR3	09ED
CAN1TXDSR4	0970	CAN2TXDSR4	09F0
CAN1TXDSR5	0971	CAN2TXDSR5	09F1
CAN1TXDSR6	0974	CAN2TXDSR6	09F4
CAN1TXDSR7	0975	CAN2TXDSR7	09F5

Table 20-39. MSCAN Tx Data Segment (0968–09F5)—CAN[1,2]TXDSR[0-7]

		msb 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15 lsb
R		DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7				Rese	rved			
W	/	550	00.				DDO	550					11000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
RES	ET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit	Name	Description
0:7		8 data segment registers, each with bits DB[0:7], contain data to be transmitted or received. Number of bytes transmitted or received is determined by data length code in corresponding DLR register.
8:15	_	Reserved

20.3.35 Tx Data Length (0978, 09F8)—CAN[1,2]TXDLR

CAN1TXDLR 0978 CAN2TXDLR 09F8

Table 20-40. MSCAN Tx Data Length (0978, 09F8)—CAN[1,2]TXDLR

	msd u	1	2	3	4	5	ь	1	8	9	10	11	12	13	14	15 ISD
R	DLC0	DLC1	DLC2	DLC3						Res	served					
W	DLOU	DLOT	DLOZ	DLOS						1100	oci ved					
RESET:	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

	Bit	Name	Description
•	0:3	DLC[0:3]	Data Length Code—contains the number of bytes (Data Byte count) of the respective message. During transmission of a remote frame, data length code is transmitted as programmed while number of transmitted Data Bytes is always 0. Data Byte count ranges from 0 to 8 for a data frame. Table 20-41 shows the effect of setting DLC bits.
	8:15	_	Reserved



Table 20-41. Data Length Codes

	Data Len	gth Code		Data Byte Count	
DLC3	DLC2	DLC1	DLC0	Data Byte Count	
0	0	0	0	0	
0	0	0	1	1	
0	0	1	0	2	
0	0	1	1	3	
0	1	0	0	4	
0	1	0	1	5	
0	1	1	0	6	
0	1	1	1	7	
1	0	0	0	8	

20.4 External Pin Descriptions

MSCAN uses two external pins:

- one input—RxCAN
- one output—TxCAN

The TxCAN output pin represents the CAN logic level:

- 0=dominant state
- 1=recessive state

When MSCAN is enabled (CANE=1) via the CANCTL1 register, TxCAN and RxCAN pins are enabled within the port module. This is indicated to the port module using a dedicated enable line (ipp_port_en).

When MSCAN is disabled (CANE=0), the pins are available as GPIO in the port module.

A typical CAN system with MSCAN is shown in Figure 20-2. Each CAN station is connected physically to the CAN bus lines through a transceiver chip. The transceiver is capable of driving the large current needed for the CAN bus and has current protection against defected CAN or defected stations.






Figure 20-2. The CAN System



SECTION 21 DEBUG SUPPORT AND JTAG INTERFACE

21.1 Overview

The following sections are contained in this document:

- TAP Link Module (TLM) and Slave TAP Implementation
- TLM and TAP Signal Descriptions
- Slave Test Reset (STRST)
- TAP State Machines
- Harpo Core JTAG/COP Serial Interface
- TLM Link DR Instructions
- TLM Test Instructions, includes:
 - IDCODE
 - Device ID Register
- HARPO COP/BDM Interface

The MGT5100 provides the user an IEEE 1149.1 JTAG interface to facilitate board/system testing. It also provides a Common On-Chip Processor (COP) Interface, which shares the IEEE 1149.1 JTAG port. The COP Interface provides access to the MGT5100's imbedded Motorola MPC603e processor. This interface provides a means for executing test routines and for performing software development & debug functions.

21.2 TAP Link Module (TLM) and Slave TAP Implementation

The MGT5100 debug and development logic consists of:

- a master TAP Link Module (TLM), which implements the mandatory instructions of the IEEE JTAG 1149.1 standard.
- a slave JTAG TAP block dedicated to microprocessor debug functions, which are contained within the imbedded G2 microprocessor.

The master/slave TLM/TAP architecture is not yet an approved extension of the IEEE standard. It is, however, interface-compatible with the standard.

The TLM state machine is active at all times.

The TLM and slave TAP blocks each consist of:

- a TAP Controller state machine
- Instruction Register (IR)
- instruction decode
- various Data Registers (DR)



Debug Support and JTAG Interface



There is no inherent limit to the number of slave TAP blocks. However, no more than one slave TAP Controller state machine, designated by its asserted Enable, is active at any time. The slave TAP state machines have an Enable input and a Select output not present in the IEEE standard.

- All slave Enable signals are generated by the TLM block. No more than one Enable signal is ever asserted at one time.
- All slave Select signals are inputs to the TLM block. Any number of Select signals may be asserted at any time.

The TLM block contains a Link DR that determines which, if any, slave TAP block is active.

- When a slave TAP block is inactive, its TAP Controller state machine is locked in the RunTestIdle state, preventing its IR and DRs from shifting.
- When a slave TAP block is active, the TLM IR and DRs (except the TLM Link DR described below) are disabled. However, the TLM state machine continues to respond to the TAP interface signals TRST, TCK, and TMS.

The TLM Link DR can be shifted while a slave TAP is active. This is done by loading the slave IR with an instruction that activates the Select signal, then performing a DR scan operation. This only affects the TLM Link DR, because the TLM IR selected the Link DR to enable a slave in the first place, and the TLM IR cannot change while a slave is active.








Figure 21-1. Generic TLM/TAP Architecture Diagram






Figure 21-2. Generic TAP Link Module (TLM) Diagram






Figure 21-3. Generic Slave TAP

21.3 TLM and TAP Signal Descriptions

21.3.1 Test Reset (TRST)

JTAG reset, active low. When asserted, any on-going JTAG operation is immediately aborted. All TAP state machines, including the TLM, immediately enter the Test-Logic-Reset state. Other JTAG input signals (TCK, TMS, and TDI) have no effect while TRST is asserted. TDO is immediately tri-stated.

21.3.2 Test Clock (TCK)

This is the JTAG clock. The (non-reset) behavior of the active TAP and TLM state machines is governed by the TMS value at the TCK rising edge. TDI value is sampled at the TCK rising edge for all shift operations. All TDO non-reset transitions (including impedance) occur at the TCK falling edge. All shift register Capture operations occur at the TCK rising edge. All shift register Update operations occur at the TCK falling edge.



21.3.3 Test Mode Select (TMS)

TAP state machine control, including TLM. The state of TMS at rising edges of TCK uniquely determines the state sequence of the TLM and the active TAP state machines. See Figure 21-4. Inactive TAPs ignore TMS completely.

21.3.4 Test Data In (TDI)

Serial test data input can be routed to any IR or DR, as determined by the state of the active TAP state machine and the contents of the active IR. TDI is sampled at the TCK rising edge while the active TAP state machine is in either the Shift-IR or Shift-DR state.

21.3.5 Test Data Out (TDO)

Serial test data output is routed from the active shift register to this pin. To ensure setup and hold time for TDO when connected to TDI (of another device), TDO switches at the TCK falling edge. TDO is driven while the TLM state machine is in the Shift-IR or Shift-DR states only; it is tri-stated in all other TAP states. Except, for the first half clock after exiting the shift state, because of its falling edge timing.

21.4 Slave Test Reset (STRST)

STRST is the active-low reset from the TLM to all slave TAP blocks. STRST is asserted whenever the TLM state machine is in the Test Logic Reset state. This is a result of TRST being asserted, or the TMS sequence.

21.4.1 Enable Slave—ENA[0:n]

Enable signals are decoded from the contents of the TLM:Link DR. There is one Enable signal for the TLM and one for each slave TAP block. No more than one Enable signal can be asserted at one time. Each slave TAP block gates (logical AND) TMS with a unique Enable signal. Any number of TLM:Link DR codes may activate any Enable signal. MGT5100 implements one TLM:Link DR code for each Enable signal.

21.4.2 Select DR Link—SEL[0:n]

Each slave TAP block generates one Select signal; its value is decoded from the contents of its IR. Any number of Select signals may be asserted at any time; the TLM ignores all SEL[0:n] signals except from the active slave TAP (if any). Instruction codes that activate Select may be different in each slave TAP block. Any number of instruction codes may activate Select, but the mandatory BYPASS, EXTEST, and SAMPLE:PRELOAD instructions (and IDCODE, if implemented) must not. However, a slave is allowed to implement additional instructions that behave identically to any of these instructions, except that Select is asserted and the normal DR is disabled.





21.4.3 Slave Test Data Out—STDO[0:n]

Each slave TAP block provides a serial test data output. Just like TDO, all transitions of STDO[0:n] must occur on the falling edge of TCK. ENA[0:n] and SEL[0:n] select either the active slave serial output data or the TLM serial output data to appear at the TDO pin.

21.5 TAP State Machines

All TAP state machines are the same, including the TLM, except for the single control signal. The TLM receives the external TMS signal unmodified; all other (slave) TAP Controllers respond to unique versions of TMS combined with their unique Enable signal.




Figure 21-4. State Diagram—TAP Controller



Debug Support and JTAG Interface



Instructions are loaded by stepping the state machine to the Shift-IR state by applying an appropriate sequence of values on TMS at successive rising edges of TCK. Once in the Shift-IR state, TMS is held low and appropriate values are applied at TDI (lsb-first) at successive rising edges of TCK. As the last (ms) bit is applied at TDI, TMS is set high and the state machine is advanced through the Exit1-IR and Update-IR states. The instruction becomes effective at the falling edge of TCK in the Update-IR state.

Data registers are loaded by first selecting the desired data register with an appropriate instruction, then stepping the state machine to the Shift-DR state. Once in the Shift-DR state, TMS is held low and appropriate values are applied at TDI (lsb-first) at successive rising edges of TCK. As the last (ms) bit is applied at TDI, TMS is set high and the state machine is advanced through the Exit1-DR and Update-DR states. The data becomes effective at the falling edge of TCK in the Update-DR state.

21.6 Harpo Core JTAG/COP Serial Interface

The Common On-chip Processor (COP) external interface adheres to the IEEE 1149.1 serial protocol. The COP uses the JTAG interface which includes a TAP Controller, a COP Controller, input and output multiplexors, registers, several shift register latches (SRL's) and a counter (RunN) which controls clock execution. All IEEE 1149.1 public instructions are implemented (SAMPLE_PRELOAD, BYPASS, and EXTEST). Figure 21-5 shows the components that make up the microprocessor JTAG/COP serial interface.






Figure 21-5. Harpo Core JTAG/COP Serial Interface



21.7 TLM Link DR Instructions

- CAUTION -

- 1. For the following registers, only the instruction codes listed should be used. All other codes must be considered private and potentially damaging.
- 2. "Persistent" means an instruction's effect(s) persist even after it is overwritten in the register.
- 3. The reset value shown is the update register reset value. Per the JTAG standard, the raw IR shift register reset value is irrelevant.

Table 21-1. TLM Link-DR Instructions

Instruction	Encoding (ENA[1:0])	Persistent
TLM:TLMENA	01	N ³
TLM:PPCENA	10	N

NOTE:

- 1. Reset = TLM:TLMENA
- 2. Capture = Current Value
- 3. Link Pseudo-instructions are persistent with respect to the enabled IR, but not with respect to the contents of the TLM:Link DR itself.

Link pseudo-instructions are loaded into the 2-bit TLM:Link DR when it is selected by instructions of the TLM or slave TAP blocks. The value shifted into the TLM:Link DR determines which IR will be active after the Update-DR state. The selection remains in effect until the TLM:Link register is selected again, and modified.

21.7.1 TLM:TLMENA

The TLM:TLMENA pseudo-instruction selects the 6-bit TLM IR.

21.7.2 TLM:PPCENA

The TLM:PPCENA pseudo-instruction selects the 8-bit microprocessor CPU test IR.

21.8 TLM Test Instructions

The TLM IR activates device-level functions, including the mandatory JTAG instructions and private device test data registers.





Table 21-2. TLM Test Instruction Encoding


Instruction	Encoding	Persistent	TLM Register
IDCODE	011101	N	Device_ID
BYPASS	111111	N	Bypass
SAMPLE/PRELOAD	100000	N	Boundary
EXTEST	000000	N	Boundary
CLAMP	100001	N	Bypass
HIGHZ	011111	N	Bypass
	RESET: IDCODE	Capture: IDCODE	
	0 1 1	1 0 1	

21.8.1 IDCODE

The IDCODE instruction selects the 32-bit DeviceID DR to be logically connected between TDI and TDO during DR shift operations. The capture value of the DeviceID DR identifies the manufacturer (Motorola), device type (MGT5100), and device revision level.

21.8.1.1 Device ID Register

Table 21-3. DeviceID Register



21.8.2 BYPASS

The BYPASS instruction selects the 1-bit Bypass DR to be logically connected between TDI and TDO during DR shift operations. It performs no testing function. The Bypass register provides for a minimum-length serial datapath from TDI to TDO. This allows more rapid test data movement to and from other JTAG scan chain components. The Bypass register capture value is 0. The Bypass register update value has no effect.



21.8.3 SAMPLE/PRELOAD

The SAMPLE/PRELOAD instruction selects the 504-bit Boundary Scan DR to be logically connected between TDI and TDO during DR shift operations. As the name implies, the SAMPLE/PRELOAD instruction has two distinct uses:

Sample: To capture and examine the device pins state without disturbing normal system operation. Signals are captured at the TCK rising edge in the Capture-DR state, and examined by shifting out. For captured values to be meaningful, TCK may need to be synchronized to the normal system clock. The update value has no effect.

Preload: To shift an initial value into the boundary scan register prior to loading the EXTEST or CLAMP instruction into the Instruction register. Capture value may be examined or ignored. Update value has no effect until EXTEST/CLAMP instruction is loaded. It is then presented at the device pins.

21.8.4 EXTEST

The EXTEST instruction selects the 504-bit Boundary Scan DR to be logically connected between TDI and TDO during DR shift operations. It also forces the Boundary Scan register contents to appear at the pins of the device. The state of all pins is captured at the TCK rising edge in the Capture-DR TAP Controller state. The update value appears on the pins at the TCK falling edge in the Update-DR state. EXTEST does not affect on-chip pull-up or pulldown resistors.

21.8.5 CLAMP

The CLAMP instruction forces the contents of the Boundary Scan DR to appear at the boundary of the microprocessor block, just like the EXTEST instruction, but selects the 1-bit Bypass DR to be logically connected between TDI and TDO during DR shift operations. This allows a static data pattern to be driven onto the device pins, while at the same time minimizing the length of shifts to access test data registers on other devices in the JTAG scan chain. CLAMP does not affect on-chip pull-up or pull-down resistors.

21.8.6 HIGHZ

The HIGHZ instruction selects the 1-bit Bypass DR to be logically connected between TDI and TDO during DR shift operations, and also forces all output and bidirectional pins of the device into a non-driving state. Input pins, and the input portion of bidirectional pins, are not affected.





21.9 HARPO COP/BDM Interface

The MGT5100 functional pin interface and internal logic provides access to the embedded HARPO G2 processer core through the Motorola standard COP/BDM interface. Table 21-4 gives the COP/BDM interface signals. The pin order shown reflects only the COP/BDM connector order. See Figure 21-6 for more information.


Table 21-4. COP/BDM Interface Signals

BDM Pin#	MGT5100 I/O Pin	Microprocessor Pin	BDM Connector	Internal PullUp/Down	External PullUp/Down	I/O ¹
16	_	_	GND	_	_	_
15	pad_test_sel_0	core_ckstp_out_	ckstp_out	_	_	I
14	_	_	KEY	_	_	_
13	pad_hreset_	core_hreset_	hreset		10k Pull-Up	0
12	_	_	GND	_	_	_
11	pad_sreset_	core_sreset_	sreset		10k Pull-Up	0
10	_	_	N/C	_	_	_
9	pad_jtag_tms	core_tms	tms	100k Pull-Up	10k Pull-Up	0
8	_	_	N/C	_	_	_
7	pad_jtag_tck	core_tck	tck	100k Pull-Up	10k Pull-Up	0
6	_	_	VDD ²	_	_	_
5	See Note 3.	_	halted ³	_	_	I
4	pad_jtag_trst_b	core_trst_	trst	100k Pull-Up	10k Pull-Up	0
3	pad_jtag_tdi	core_tdi	tdi	100k Pull-Up	10k Pull-Up	0
2	See Note 4.	core_qack_	qack ⁴	_	_	0
1	pad_jtag_tdo	core_tdo	tdo	_	_	I

NOTE:

- 1. With respect to the emulator tool's perspective:
 - Input is really an output from the embedded G2 core.
 - Output is really an input to the core.
- 2. From the board under test, power sense for chip power.
- 3. HALTED is not available from HARPO G2 core, from the processor, if present (i.e., MPC604 family).
- 4. Input to the G2 core to enable/disable soft-stop condition during breakpoints. If not present, must be internal to the design integration tied/forced low or connected to core_qreq_. MGT5100 internal ties core_qack_ to GND in its normal/functional mode (always asserted).





NOTE: (See Table 21-4 for more information.)

- 1. With respect to the emulator tool's perspective:
 - Input is really an output from the embedded G2 core.
 - Output is really an input to the core.
- 2. From the board under test, power sense for chip power.
- 3. HALTED is not available from HARPO G2 core, from the processor, if present (i.e., MPC604 family).
- 4. Input to the G2 core to enable/disable soft-stop condition during breakpoints. If not present, must be internal to the design integration tied/forced low or connected to core_qreq_. MGT5100 internal ties core_qack_ to GND in its normal/functional mode (always asserted).

Figure 21-6. COP Connector Diagram





SECTION A TIMING AND ELECTRICAL SPECIFICATIONS

A.1 AC Timing Quick Reference

Hyperlinks to the indicated timing specification sections are provided below.

- Clock, Section A.2.1
- Reset, Section A.2.2
- SDRAM, Section A.2.3
- PCI, Section A.2.4
- LP-CS, Section A.2.5
- ATA, Section A.2.6
- Ethernet, Section A.2.7
- IR, Section A.2.8

- IrDA, Section A.2.9
- JTAG, Section A.2.10
- USB, Section A.2.11 need
- SPI, Section A.2.12
- I2C, Section A.2.13
- MSCAN, Section A.2.14 need
- PSC, Section A.2.15
- GPIOs and Timers, Section A.2.16



A.2 AC Timing Specifications

A.2.1 Clock




Figure A-1. Timing Diagram—SYS_XTAL_IN

Table A-1.	SYS	XTAL	IN	Timing

Sym	Description	Min	Max	Units
t _{CYCLE}	SYS_XTAL_IN cycle time. See Note 1.	30	40	ns
t _{RISE}	SYS_XTAL_IN rise time.	_	5.0	ns
t _{FALL}	SYS_XTAL_IN fall time.	_	5.0	ns
t _{DUTY}	SYS_XTAL_IN duty cycle (measured at V _M). See Note 2.	40.0	60.0	%
CV _{IH}	SYS_XTAL_IN input voltage high	2.0	_	V
CV _{IL}	SYS_XTAL_IN input voltage low	_	0.8	V

NOTE:

- 1. CAUTION—The SYS_XTAL_IN frequency and PLL_CFG[0-6] settings must be chosen such the resulting G2 processor core frequency and the processor bus frequency (xlb_clk) do not exceed there respective maximum or minimum operating frequencies. For more information see Section 4.6, Reset Configuration and Section 5, Clocks and Power Management.
- SYS_XTAL_IN duty cycle is measured at V_M. Timing is guaranteed by design and characterization and is not tested.

A.2.2 Reset

The MGT5100 has 3 reset signals:

- PORRESET
- HRESET
- SRESET

These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt trigger and requires the same input characteristics as other MGT5100 inputs, as specified in the DC Electrical Specifications section.






A.2.3 SDRAM

A.2.3.1 Memory Interface Timing—DDR SDRAM Read Command

The Memory Controller uses a skewable clock for reading and has a configurable register used to account for unknown board delays. Table A-1 shows the varying setup and hold that can be achieved by changing the Address Select Register in the Memory Controller.



NOTE: Data Control Signals signals are composed of RAS, CAS, WE, CS and CKE

Figure A-2. Timing Diagram—DDR SDRAM Memory Read Timing

Table A-2. DDR SDRAM Memory Read Timing

Sym	Description		Max	Units
t _{valid}	Control Signals, Address and BA Valid after rising edge of Mem_clk_b	_	0.10	ns
t _{hold}	Control Signals, Address and BA Hold after rising edge of Mem_clk	3.76	_	ns
data _{setup}	Setup timing skewed by Address Select Register = 0b000	_	0.73	ns
data _{setup}	Setup timing skewed by Address Select Register = 0b001	_	0.96	ns
data _{setup}	Setup timing skewed by Address Select Register = 0b010	_	1.19	ns
data _{setup}	Setup timing skewed by Address Select Register = 0b011	_	1.42	ns
data _{setup}	Setup timing skewed by Address Select Register = 0b100	_	1.65	ns
data _{setup}	Setup timing skewed by Address Select Register = 0b101	_	1.88	ns
data _{setup}	Setup timing skewed by Address Select Register = 0b110	_	2.11	ns
data _{setup}	Setup timing skewed by Address Select Register = 0b111	_	2.34	ns




Table A-2. DDR SDRAM Memory Read Timing (continued)

Sym	Description	Min	Max	Units
data _{hold}	Hold timing skewed by Address Select Register = 0b000	2.34	_	ns
data _{hold}	Hold timing skewed by Address Select Register = 0b001	2.11	_	ns
data _{hold}	Hold timing skewed by Address Select Register = 0b010	1.88	_	ns
data _{hold}	Hold timing skewed by Address Select Register = 0b011	1.65	_	ns
data _{hold}	Hold timing skewed by Address Select Register = 0b100	1.42	_	ns
data _{hold}	Hold timing skewed by Address Select Register = 0b101	1.19	_	ns
data _{hold}	Hold timing skewed by Address Select Register = 0b110	0.96	_	ns
data _{hold}	Hold timing skewed by Address Select Register = 0b111	0.73	_	ns
dqs _{window}	Data Strobe window transitions around either Mem_clk or Mem_clk_b	-0.20	0.20	ns

A.2.3.2 Memory Interface Timing—Standard SDRAM Write Command

In Standard SDRAM, all signals are activated on the Mem_clk from the Memory Controller and captured on the Mem_clk clock at the memory device.



NOTE: Data Control Signals signals are composed of RAS, CAS, WE, CS and CKE

Figure A-3. Timing Diagram—Standard SDRAM Memory Write Timing

Table A-3. Standard SDRAM Memory Write Timing

Sym	Description	Min	Max	Units
t _{valid}	Control Signals, Address and BA Valid after rising edge of Mem_clk	_	4.0	ns
t _{hold}	Control Signals, Address and BA Hold after rising edge of Mem_clk	4.0	_	ns
DM _{valid}	Data Mask Valid after rising edge of Mem_clk	_	4.0	ns






Table A-3. Standard SDRAM Memory Write Timing (continued)

Sym	Description	Min	Max	Units
DM _{hold}	Data Mask Hold after rising edge of Mem_clk	4.0	_	ns
data _{valid}	Data Valid after rising edge of Mem_clk		4.0	ns
data _{hold}	Data Hold after rising edge of Mem_clk	4.0	_	ns

A.2.3.3 Memory Interface Timing—Standard SDRAM Read Command



NOTE: Data Control Signals signals are composed of RAS, CAS, WE, CS and CKE

Figure A-4. Timing Diagram—Standard SDRAM Memory Write Timing


Table A-4. Standard SDRAM Memory Write Timing

Sym	Description	Min	Max	Units
t _{valid}	Control Signals, Address and BA Valid after rising edge of Mem_clk	_	4.0	ns
t _{hold}	Control Signals, Address and BA Hold after rising edge of Mem_clk	4.0	_	ns
DM _{valid}	Data Mask Valid after rising edge of Mem_clk	_	4.0	ns
DM _{hold}	Data Mask Hold after rising edge of Mem_clk	4.0	_	ns
data _{setup}	Data Valid after rising edge of Mem_clk	_	4.0	ns
data _{hold}	Data Hold after rising edge of Mem_clk	4.0	_	ns

A-6



PCI



 $F = \overline{FRAME}$

 $I = \overline{IRDY}$

C = Command (C)

 $B = Byte Enables (\overline{BE})$

A = Address

D = DATA

 $V = \overline{DEVSEL}$

 $T = \overline{TRDY}$

ON = initial assertion or switch

OFF = final negation

Z = time to tri-state

xN = intermediate negation

xA = intermediate assertion

S = setup time

xxL = Low-going (falling edge)

xxH = High-going (rising edge)






Table 1-5. PCI Electrical Characteristics

Sym	Description	Min	Max	Units	Notes
t _{FON}	Clock to FRAME assertion			nS	
t _{AON}	Clock to stable Address			nS	
t _{CON}	Clock to stable Command			nS	
t _{ION}	Clock to first IRDY assertion			nS	
t _{BON}	Clock to stable Byte Enables			nS	
t _{DON}	Clock to stable Write Data			nS	
t _{IN}	Clock to IRDY negation			nS	
t _{IA}	Clock to IRDY assertion			nS	
t _{FOFF}	Clock to FRAME negation			nS	
t _{IOFF}	Clock to final IRDY negation			nS	
t _{FZ}	Clock to FRAME tri-state			nS	
t _{IZ}	Clock to IRDY tri-state			nS	
t _{DS}	Read Data setup to Clock			nS	
t _{TSL}	TRDY falling setup to Clock		_	nS	
t _{TSH}	TRDY rising setup to Clock		_	nS	
t _{VSL}	DEVSEL falling setup to Clock		_	nS	
t _{VSH}	DEVSEL rising setup to Clock			nS	
t _{DZ}	Clock to Data tri-state			nS	
t _{BZ}	Clock to Byte Enables tri-state			nS	



A.2.5 LP-CS

A.2.5.1 Chip Select Non-MUXed Timing—1:1



- 1. Wait states are as programmed for corresponding access and chip select.
- 2. Read data has nominal setup and hold requirements around the CS negation.
- 3. Signals are driven with one-clock setup and hold outside of CS active.


Figure A-6. Timing Diagram—Chip Select Access (non-MUXed)

Table A-6. Chip Select Access Electrical Characteristics

Sym	Description	Min	Max	Units	Notes
t _A	ExtBus clock to valid address			nS	
t _{AZ}	ExtBus clock to tri-state address			nS	
t _{CON}	ExtBus clock to CS assertion			nS	
t _{COFF}	ExtBus clock to CS negation			nS	
t _{RWON}	ExtBus clock to RWbar stable command			nS	
t _{RWOFF}	ExtBus clock to RWbar change in command			nS	
t _D	ExtBus clock to valid write data			nS	
t _{DZ}	ExtBus clock to write data tri-state			nS	
t _{DS}	Read data set up to ExtBus clock			nS	
t _{DH}	Read data hold time from ExtBus clock			nS	



A.2.5.2 Chip Select Non-MUXed Timing—2:1 Phase A



- 1. Wait states are as programmed for corresponding access and chip select.
- 2. Read data has nominal setup and hold requirements around the CS negation.
- 3. Signals are driven with one-clock setup and hold outside of CS active.


Figure A-7. Timing Diagram—Chip Select Access (non-MUXed)

Table A-7. Chip Select Access Electrical Characteristics

Sym	Description	Min	Max	Units	Notes
t _A	ExtBus clock to valid address			nS	
t _{AZ}	ExtBus clock to tri-state address			nS	
t _{CON}	ExtBus clock to CS assertion			nS	
t _{COFF}	ExtBus clock to CS negation			nS	
t _{RWON}	ExtBus clock to RWbar stable command			nS	
t _{RWOFF}	ExtBus clock to RWbar change in command			nS	
t _D	ExtBus clock to valid write data			nS	
t _{DZ}	ExtBus clock to write data tri-state			nS	
t _{DS}	Read data set up to ExtBus clock			nS	
t _{DH}	Read data hold time from ExtBus clock			nS	



A.2.5.3 Chip Select Non-MUXed Timing—2:1 Phase B



- 1. Wait states are as programmed for corresponding access and chip select.
- 2. Read data has nominal setup and hold requirements around the CS negation.
- 3. Signals are driven with one-clock setup and hold outside of CS active.


Figure A-8. Timing Diagram—Chip Select Access (non-MUXed)

Table A-8. Chip Select Access Electrical Characteristics

Sym	Description	Min	Max	Units	Notes
t _A	ExtBus clock to valid address			nS	
t _{AZ}	ExtBus clock to tri-state address			nS	
t _{CON}	ExtBus clock to CS assertion			nS	
t _{COFF}	ExtBus clock to CS negation			nS	
t _{RWON}	ExtBus clock to RWbar stable command			nS	
t _{RWOFF}	ExtBus clock to RWbar change in command			nS	
t _D	ExtBus clock to valid write data			nS	
t _{DZ}	ExtBus clock to write data tri-state			nS	
t _{DS}	Read data set up to ExtBus clock			nS	
t _{DH}	Read data hold time from ExtBus clock			nS	



A.2.5.4 Chip Select MUXed Timing—1:1



- 1. During data tenure, the decision between data being driven or the AD bit being tri-stated is dependent on whether the transaction is a Read or Write and what the programmed Data Size is. Unused bits in the data tenure (i.e., those in excess of the programmed data size) are driven to zero by the LPC as a precaution to avoid a floating bus condition.
- 2. The cycle terminates without an ACK, if the internal wait-state condition expires. In either case, the data and control signals are maintained one clock cycle beyond CSx negation to assure hold time.
- 3. Use of ACK for termination is software programmable.
- 4. Ext Bus Clk, if 1/2 internal CLK, may occur 180 degrees phase-shifted for any given transaction.

Figure A-9. Timing Diagram—Chip Select Access (MUXed, 1:1)




Table A-9. CS MUXed Electrical Characteristics—1:1

Sym	Description	Min	Max	Units	Notes
t _{DH}	Data hold time from ExtBus clock			nS	
t _{AH}	Address hold time from ExtBus clock			nS	
t _D	ExtBus clock to write data stable			nS	
tZ _{D1}	ExtBus clock to read data tri-state			nS	
t _{DZ2}	ExtBus clock to data tri-state			nS	
t _{TON}	ExtBus clock to TSb asserted			nS	
t _{TOFF}	ExtBus clock to TSb negated			nS	
t _{CON}	ExtBus clock to CSx assertion			nS	
t _{COFF}	ExtBus clock to CSx negation			nS	
t _{RWON}	ExtBus clock to RWbar stable command			nS	
t _{RWOFF}	ExtBus clock to RWbar change incommand			nS	
t _{ACKS}	ACK input setup time to ExtBus clock			nS	
t _{ACKH}	ACK input hold time from ExtBus clock			nS	
t _{ALEON}	ExtBus clock to ALEb asserted			nS	
t _{ALEOFF}	ExtBus clock to ALEb negated			nS	



A.2.5.5 Chip Select MUXed Timing—2:1 Phase A



- 1. During data tenure, the decision between data being driven or the AD bit being tri-stated is dependent on whether the transaction is a Read or Write and what the programmed Data Size is. Unused bits in the data tenure (i.e., those in excess of the programmed data size) are driven to zero by the LPC as a precaution to avoid a floating bus condition.
- 2. The cycle terminates without an ACK, if the internal wait-state condition expires. In either case, the data and control signals are maintained one clock cycle beyond CSx negation to assure hold time.
- 3. Use of ACK for termination is software programmable.
- 4. Ext Bus Clk, if 1/2 internal CLK, may occur 180 degrees phase-shifted for any given transaction.

Figure A-10. Timing Diagram—Chip Select (MUXed, 2:1 Phase A)




Table A-10. CS MUXed Electrical Characteristics—2:1 Phase A

Sym	Description	Min	Max	Units	Notes
t _{DH}	Data hold time from ExtBus clock			nS	
t _{AH}	Address hold time from ExtBus clock			nS	
t _D	ExtBus clock to write data stable			nS	
tZ _{D1}	ExtBus clock to read data tri-state			nS	
t _{DZ2}	ExtBus clock to data tri-state			nS	
t _{TON}	ExtBus clock to TSb asserted			nS	
t _{TOFF}	ExtBus clock to TSb negated			nS	
t _{CON}	ExtBus clock to CSx assertion			nS	
t _{COFF}	ExtBus clock to CSx negation			nS	
t _{RWON}	ExtBus clock to RWbar stable command			nS	
t _{RWOFF}	ExtBus clock to RWbar change incommand			nS	
t _{ACKS}	ACK input setup time to ExtBus clock			nS	
t _{ACKH}	ACK input hold time from ExtBus clock			nS	
t _{ALEON}	ExtBus clock to ALEb asserted			nS	
t _{ALEOFF}	ExtBus clock to ALEb negated			nS	



A.2.5.6 Chip Select MUXed Timing—2:1 Phase B



- During data tenure, the decision between data being driven or the AD bit being tri-stated is
 dependent on whether the transaction is a Read or Write and what the programmed Data Size is.
 Unused bits in the data tenure (i.e., those in excess of the programmed data size) are driven to zero
 by the LPC as a precaution to avoid a floating bus condition.
- 2. The cycle terminates without an ACK, if the internal wait-state condition expires. In either case, the data and control signals are maintained one clock cycle beyond CSx negation to assure hold time.
- 3. Use of ACK for termination is software programmable.
- 4. Ext Bus Clk, if 1/2 internal CLK, may occur 180 degrees phase-shifted for any given transaction.

Figure A-11. Timing Diagram—Chip Select (MUXed, 2:1 Phase B)



Table A-11. CS MUXed Electrical Characteristics—2:1 Phase B

Sym	Description	Min	Max	Units	Notes
t _{DH}	Data hold time from ExtBus clock			nS	
t _{AH}	Address hold time from ExtBus clock			nS	
t _D	ExtBus clock to write data stable			nS	
tZ _{D1}	ExtBus clock to read data tri-state			nS	
t _{DZ2}	ExtBus clock to data tri-state			nS	
t _{TON}	ExtBus clock to TSb asserted			nS	
t _{TOFF}	ExtBus clock to TSb negated			nS	
t _{CON}	ExtBus clock to CSx assertion			nS	
t _{COFF}	ExtBus clock to CSx negation			nS	
t _{RWON}	ExtBus clock to RWbar stable command			nS	
t _{RWOFF}	ExtBus clock to RWbar change incommand			nS	
t _{ACKS}	ACK input setup time to ExtBus clock			nS	
t _{ACKH}	ACK input hold time from ExtBus clock			nS	
t _{ALEON}	ExtBus clock to ALEb asserted			nS	
t _{ALEOFF}	ExtBus clock to ALEb negated			nS	

A.2.6 ATA

The MGT5100 ATA Controller is completely software programmable. It can be programmed to operate with ATA protocols using their respective timing, as described in the ANSI ATA-4 specification. The ATA interface is completely asynchronous in nature. Signal relationships are based on specific fixed timing in terms of timing units (nano seconds).

ATA data setup and hold times, with respect to Read/Write strobes, are software programmable inside the ATA Controller. Data setup and hold times are implemented using counters. The counters count the number of ATA clock cycles needed to meet the ANSI ATA-4 timing specifications. For details, refer to ANSI ATA-4 specification and how to program an ATA Controller and ATA drive for different ATA protocols and their respective timing. For more information see Section 11, ATA Controller.

The MGT5100 ATA Host Controller design makes data available coincident with the active edge of the WRITE strobe in PIO and Multiword DMA modes.

- Write data is latched by the drive at the inactive edge of the WRITE strobe. This
 gives ample setup-time beyond that required by the ATA-4 specification.
- Data is held unchanged until the next active edge of the WRITE strobe. This gives ample hold-time beyond that required by the ATA-4 specification.

All ATA transfers are programmed in terms of system clock cycles (IP bus clocks) in the ATA Host Controller timing registers. This puts constraints on the ATA protocols and their respective timing modes in which the ATA Controller can communicate with the drive.








Faster ATA modes (i.e., UDMA 0, 1, 2) are supported when the system is running at a sufficient frequency to provide adequate data transfer rates. Adequate data transfer rates are a function of:


- the MGT5100 operating frequency (IP bus clock frequency).
- internal MGT5100 bus latencies.
- other system load dependent variables.

The ATA clock is the same frequency as the IP bus clock in MGT5100. Section 11.4, ATA Host Controller Operation, gives more information on programming the ATA Controller for ATA protocol and mode-specific timing.



A.2.7 Ethernet







- TXB events assume the frame requires 2 Txbuffers.
 GRA event assumes a GRACEFUL STOP TRANSMIT command was issued during frame transmission.
 TENA or CLSN events, if required, must be programmed in the port C parallel I/O, not in SCC.

Figure A-12. Ethernet Timing Diagram—Interrupt Events Tx Example







- 1. RXB event assumes receive buffers are 64Bytes each.
- 2. RENA events, if required, must be programmed in the port C parallel I/O, not in SCC.
- 3. RxF interrupt may occur later than RENA due to receive FIFO latency.

Figure A-13. Ethernet Timing Diagram—Interrupt Events Rx Example




Figure A-14. Ethernet Timing Diagram—MII Rx Signal

Table A-12. MII Rx Signal Timing

Sym	Description	Min	Max	Unit
M1	RXD[3:0], RX_DV, RX_ERR to RX_CLK setup	5	_	ns
M2	RX_CLK to RXD[3:0], RX_DV, RX_ERR hold	5	_	ns
М3	RX_CLK pulse width high	35%	65%	RX_CLK Period
M4	RX_CLK pulse width low	35%	65%	RX_CLK Period



Figure A-15. Ethernet Timing Diagram—MII Tx Signal

Table A-13. MII Tx Signal Timing

Sym	Description	Min	Max	Unit
M1	RXD[3:0], RX_DV, RX_ERR to RX_CLK setup	5	_	ns
M2	RX_CLK to RXD[3:0], RX_DV, RX_ERR hold	5	_	ns
МЗ	RX_CLK pulse width high	35%	65%	RX_CLK Period
M4	RX_CLK pulse width low	35%	65%	RX_CLK Period




Figure A-16. Ethernet Timing Diagram—MII Tx Signal

Table A-14. MII Tx Signal Timing

Sym	Description	Min	Max	Unit
M5	TX_CLK to TXD[3:0], TX_EN, RX_ER Invalid	5	_	ns
M6	TX_CLK to TXD[3:0], TX_EN, RX_ER Valid	_	25	ns
M7	TX_CLK pulse width high	35%	65%	TX_CLK Period
M8	TX_CLK pulse width low	35%	65%	TX_CLK Period






Figure A-17. Ethernet Timing Diagram—MII Async

Table A-15. MII Async Signal Timing

Sym	Description	Min	Max	Unit
M9	CRS, COL minimum pulse width	1.5	_	TX_CLK Period




Figure A-18. Ethernet Timing Diagram—MII Serial Management

Table A-16. MII Serial Management Channel Signal Timing

Sym	Description	Min	Max	Unit
M10	MDC falling edge to MDIO output invalid (min prop delay)	0	_	ns
M11	MDC falling edge to MDIO output valid (max prop delay)	_	25	_
M12	MDIO (input) to MDC rising edge setup	10	_	ns
M13	MDIO (input) to MDC rising edge setup	0	_	_
M14	MDC pulse width high	40%	60%	MDC Period
M15	MDC pulse width low	40%	60%	MDC Period



A.2.8 IR




Figure A-19. IR Timing Diagram—SIP Waveform

A.2.9 IrDA




Figure A-20. IrDA Timing Diagram—Low-Speed Data Format




Figure A-21. IrDA Timing Diagram—Middle-Speed Data Format




Figure A-22. IrDA Timing Diagram—High-Speed Data Format



A.2.10 JTAG

A.2.10.1 IEEE 1149.1 (JTAG) AC Timing Specification




Figure A-23. Timing Diagram—JTAG Clock Input





Figure A-24. Timing Diagram—JTAG TRST



Numbers shown reference Table A-17.

Figure A-25. Timing Diagram—JTAG Boundary Scan






Figure A-26. Timing Diagram—Test Access Port

Table A-17. JTAG Timing Specification

Sym	Characteristic	Min	Max	Unit
_	TCK frequency of operation.	0	25	MHz
1	TCK cycle time.	40	_	nS
2	TCK clock pulse width measured at 1.5 V.	1.08	_	nS
3	TCK rise and fall times.	0	3	nS
4	TRST_ setup time to tck falling edge. See Note 1.	10	_	nS
5	TRST_ assert time.	5	_	nS
6	Input data setup time. See Note 2.	5	_	nS
7	Input data hold time.See Note 2.	15	_	nS
8	TCK to output data valid. See Note 3.	0	30	nS
9	TCK to output high impedance. See Note 3.	0	30	nS
10	TMS, TDI data setup time.	5	_	nS
11	TMS, TDI data hold time.	1	_	nS
12	TCK to TDO data valid.	0	15	nS
13	TCK to TDO high impedance.	0	15	nS

- 1. TRST is an asynchronous signal. The setup time is for test purposes only.
- 2. Non-test, other than TDI and TMS, signal input timing with respect to TCK.
- 3. Non-test, other than TDO, signal output timing with respect to TCK.





A.2.11 USB

???



Figure A-27. Timing Diagram—USB

A.2.12 SPI

A.2.12.1 SPI Master AC Timing Specifications

Figure A-28 and Figure A-29 shows the SPI Master AC Timing Diagrams. Table A-18 gives the timing specifications.




Figure A-28. Timing Diagram—SPI Master (CPHA=0)






Figure A-29. Timing Diagram—SPI Master (CPHA=1)

Table A-18. SPI Master AC Timing Specifications

Sym	Description	All Frequencies		Units
Jyiii	Description	Min	Max	Offics
160	Master cycle time	4	1024	t _{cyc}
161	Master clock (SCK) high or low time	2	512	t _{cyc}
162	Master data setup time (inputs)	50.00	_	nS
163	Master data hold time (inputs)	0.00	_	nS
164	Master data valid (after SCK edge)	_	20.00	nS
165	Master data hold time (outputs)	0.00	_	nS
166	Rise time output	_	15.00	nS
167	Fall time output	_	15.00	nS

A.2.12.2 SPI Slave AC Timing Specifications

Figure A-30 shows the SPI Slave AC Timing Diagram. Table A-19 gives the timing specifications.






Figure A-30. Timing Diagram—SPI Slave (CPHA=0)

Table A-19. SPI Slave AC Timing Specifications

Sym	Description	All Freq	uencies	Units
Jyiii	Description	Min	Max	Office
170	Slave cycle time	2	_	t _{cyc}
171	Slave enable lead time	15.00	_	nS
172	Slave enable lag time	15.00	_	nS
173	Slave clock (SCK) high or low time	1	_	t _{cyc}
174	Slave sequential transfer delay (does not require deselect)	1	_	t _{cyc}
175	Slave data setup time (inputs)	20.00	_	nS
176	Slave data hold time (inputs)	20.00	_	nS
177	Slave access time	_	50.00	nS
178	Slave SPI MISO disable time	_	50.00	nS
179	Slave data valid (after SCK edge)	_	50.00	nS
180	Slave data hold time (outputs)	0.00	_	nS
181	Rise time (input)	_	15.00	nS
182	Fall time (input)	_	15.00	nS





A.2.13 $I^{2}C$

Figure A-31 shows the I^2C Input/Output timing diagram. Table A-20 and Table A-21 gives the timing specifications.




Figure A-31. Timing Diagram—I²C Input/Output

Table A-20. I²C Input Timing Specifications—SCL and SDA

Sym	Description	54MHz	54MHz CLKIN	
- Cyiii	Description	Min Max		Units
1	Start condition hold time	2	_	Bus clocks
2	Clock low period	8	_	Bus clocks
3	SCL/SDA rise time ($V_{IL} = 0.5V$ to $V_{IH} = 2.4V$)	_	1	mS
4	Data hold time	0	_	mS
5	SCL/SDA fall time ($V_{IL} = 2.4V$ to $V_{IH} = 0.5V$)	_	1	mS
6	Clock high time	4	_	Bus clocks
7	Data setup time	0	_	nS
8	Start condition setup time (for repeated start condition only)	2	_	Bus clocks
9	Stop condition setup time	2	_	Bus clocks

Table A-21. I²C Output Timing Specifications—SCL and SDA

Sum	Description	54MHz CLKIN		Units
Sym	Description	Min	Max	Offics
1 ¹	Start condition hold time	6	_	Bus clocks
21	Clock low period	10	_	Bus clocks
3 ²	SCL/SDA rise time ($V_{IL} = 0.5V$ to $V_{IH} = 2.4V$)		_	_
4 ¹	Data hold time	7	_	Bus clocks
5 ³	SCL/SDA fall time ($V_{IL} = 2.4V$ to $V_{IH} = 0.5V$)	_	3	nS
6 ¹	Clock high time	10	_	Bus clocks
7 ¹	Data setup time	2	_	Bus clocks



Table A-21. I²C Output Timing Specifications—SCL and SDA (continued)

Sym	Description	54MHz	CLKIN	Units
Cym	Description	Min	Max	Omis
8 ¹	Start condition setup time (for repeated start condition only)	20	_	Bus clocks
9 ¹	Stop condition setup time	10	_	Bus clocks

NOTE:

- 1. Programming IFDR with the maximum frequency (IFDR=0x20) results in the minimum output timeings listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed in IFDR.
- Because SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the time SCL or SDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
- 3. Specified at a nominal 50pF load.

A.2.14 MSCAN

???

To Be Supplied

Figure A-32. Timing Diagram—CAN



A.2.15 PSC

Figure A-33 through Figure A-34 show the PSC Module AC Timing Diagrams. Table A-22 gives the timing specifications.




Figure A-33. Timing Diagram—8- and 16-bit CODEC Mode




Figure A-34. Timing Diagram—AC97 Mode



Table A-22. PSC Module AC Timing Specifications

Sym	Description	54MHz	54 MHz CLKIN	
Jyiii	Description	Min	Max	Units
1	Bit Clock high time	38	_	nS
2	Bit Clock low time	38	_	nS
3	Bit Clock rising to TxD valid	_	20	nS
4	RxD setup to Bit Clock falling	10	_	nS
5	RxD hold from Bit Clock falling	_	5	nS
6	RxD to TxD (remote loop back)	_	15	nS
7	Frame setup to Bit Clock falling	10	_	nS
8	Frame hold from Bit Clock falling	_	5	nS
9	Bit Clock rising to Frame asserted	_	20	nS

A.2.16 GPIOs and Timers

Figure A-35 show the GPIO Timing Diagram. Table A-22 gives the timing specifications.




Figure A-35. Timing Diagram—General-Purpose I/O

Table A-23. General-Purpose I/O Timing Specifications

Sym	Description	54MHz	CLKIN	Units
Sym	Description	Min	Max	Offics
1	PP valid to CLKIN (input setup)	7.5	_	nS
2	CLKIN to PP invalid (input hold)	1.0	_	nS
3	CLKIN to PP valid (output valid)	_	10	nS
4	CLKIN to PP invalid (output hold)	1.0	_	nS



A.3 DC Electrical Specifications

The tables in this section describe the MGT5100 DC Electrical characteristics. Table A-24 gives the absolute maximum ratings.

Table A-24. Absolute Maximum Ratings¹

Characteristic	Symbol	Value	Unit
Core supply voltage ²	VDD_CORE	-0.3 to 2.10	V
I/O supply voltage ²	VDD_IO, VDD_MEM_IO	-0.3 to 3.6	V
System APLL supply voltage ²	AVDD1	-0.3 to 2.1	V
Harpo APLL supply voltage ²	AVDD2	-0.3 to 2.1	V
Input signal voltage (during Power-ON sequence) ²	Vin	VDD_CORE/AVDDx + 2.0V; VDD_IO/VDD_MEM_IO + 0.4V	V
Input signal voltage overshoot ³	Vinos	1.0	V
Input signal voltage undershoot ³	Vinus	1.0	V
Storage temperature	Tstg	-55 to 150	°C
Maximum operating ambient temperature	Tmax_op	85	°C

NOTE:

- Functional operating conditions are given in Table A-25. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent device damage.
- 2. Caution—Vin must not exceed VDD_CORE/AVDDx by more than 2.0V at any time, including time during the Power-ON sequence, and must not exceed VDD_IO/VDD_MEM_IO by more than 0.4V during the Power-ON sequence. VDD_IO/VDD_MEM_IO must not exceed VDD_CORE/AVDDx by more than 2.0V at any time including time during the Power-ON sequence. VDD_CORE/AVDDx must not exceed VDD_IO/VDD_MEM_IO by more than 0.4 at any time including time during Power-ON reset.
- 3. Caution—After Power-ON, during normal operation, Vin must not exceed 1.0V above VDD_IO/VDD_MEM_IO or 1.0V below VSS_IO. Excursions above VDD_IO/VDD_MEM_IO or below VSS_IO must not exceed 20% of the reference clock frequency (SYS_XTAL_IN).

Table A-25 gives the recommended operating conditions.

Table A-25. Recommended Operating Conditions

Characteristic	Symbol	Value	Unit
Core supply voltage	VDD_CORE	1.8 <u>+</u> 5%	V
I/O supply voltage (3.3V)	VDD_IO	3.3 <u>+</u> 5%	V
I/O supply voltage (2.5 V)	VDD_MEM_IO	2.5 +5% -3%	V
System APLL supply voltage ¹	AVDD1	1.8 <u>+</u> 5%	V
Harpo APLL supply voltage ¹	AVDD2	1.8 <u>+</u> 5%	V



Table A-25. Recommended Operating Conditions (continued)

Characteristic	Symbol	Value	Unit
Input signal voltage	Vin	VSS_IO to VDD_IO/ VDD_MEM_IO	V
Die junction temperature	Tj	– 20 to 105	°C
NOTE		•	•

NOTE:

1. These are recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed

Table A-26 gives the DC Electrical characteristics for the MGT5100.

Table A-26. DC Electrical Specifications

Characteristic	Symbol	Min	Max	Unit
Input high voltage (3.3V I/Os)	V _{IH}	2.0	3.465	V
Input high voltage (2.5 V I/Os)	V _{IH}	1.7	2.626	V
Input high voltage (SYS_XTAL_IN)	CVIH	2.0	3.465	V
Input low voltage (3.3 V I/Os)	V _{IL}	VSS_IO	0.8	V
Input low voltage (2.5 V I/Os)	V _{IL}	VSS_IO	0.7	V
Input low voltage (SYS_XTAL_IN)	CV _{IL}	VSS_IO	0.8	V
Midpoint Reference Voltage (3.3V I/Os)	V _M	1.4		V
Midpoint Reference Voltage (2.5V I/Os)	V _M	VDD_MEM_IO/2		V
Input leakage current, V _{IN} = V _{IN} Max	I _{IN}	_	10 ^{1, 2}	uA
Hi-Z (off-state) leakage current, V _{IN} = V _{IN} Max	I _{TSI}	_	10 ^{1, 2}	uA
Output high voltage, I _{OH} = -7 mA (3.3 V I/Os)	V _{OH}	2.4 ¹	_	V
Output high voltage, I _{OH} = -5 mA (2.5 V I/Os)	V _{OH}	1.7 ¹	_	V
Output low voltage, I _{OL} = 7 mA (3.3V I/Os)	V _{OL}	_	0.4	V
Output low voltage, I _{OL} = 5 mA (2.5V I/Os)	V _{OL}	_	0.7	V
Capacitance, V _{IN} = 0V, f = 1 MHz	C _{in}	_	10.0 ³	pF
Capacitance, V _{IN} = 0V, f = 1 MHz (open drain)	C _{in}	_	15.0 ³	pF

- 1. Excludes test signals and JTAG signals
- 2. The leakage is measured for nominal VDD_IO/VDD_MEM_IO and VDD_CORE.
- 3. Capacitance is periodically sampled rather than 100% tested.



A.3.1 Electrostatic Discharge

- CAUTION -

This device contains circuitry that protects against damage due to high-static voltage or electrical fields. However, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages. Operational reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (i.e., either GND or V_{CC}). Table A-28 gives package thermal characteristics for this device.

Table A-27. Electrostatic Discharge

Sym	Parameter		Тур	Unit
ESD	HBM (Human Body Model)—MIL-STD-883C method 3015-7	2000		V

A.3.2 Thermal Characteristics

Table A-28. Thermal Characteristics

Sym	Characteristic	Value	Unit
θ_{JA}	Thermal resistance for PBGA ¹	40 ²	°C/W
θ_{JA}		31 ³	°C/W
θ_{JA}		24 ⁴	°C/W
θ_{JC}	Thermal resistance for PBGA (junction-to-case)	8	°C/W

- 1. For more information on multilayer board thermal via design and PBGA layout considerations, refer to AN-1231/D, Plastic Ball Grid Array Application Note, available from your local Motorola sales office.
- 2. Assumes natural convection and a single layer board (no thermal vias).
- 3. Assumes natural convection, a multilayer board with thermal vias⁴, 1 Watt dissipation, and a board temperature rise of 20°C above ambient.
- 4. Assumes natural convection, a multilayer board with thermal vias⁴, 1Watt dissipation, and a board temperature rise of 13°C above ambient.

$$T_J = T_A + (P_D \bullet \theta_{JA})$$

 $P_D = (V_{DD} \bullet I_{DD}) + P_{I/O}$
where, $P_{I/O}$ is the power dissipation on pins





Table A-29 provides the package thermal characteristics for the MGT5100 assuming a 272 PBGA with a 4 layer substrate.

Table A-29. Package Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to case)	θ_{JC}	11.5	°C/W
Thermal resistance (junction to ambient)	θ_{JA}	26.0	°C/W



^{1.} Junction-to-ambient thermal resistance or Theta JA ($R\theta_{JA}$) was measured per SEMI Test Method G38-87 at 2 Watts in a horizontal configuration. The test board conforms to EIA/JESD 51-3. Sample size: 5.

A.3.3 Power Considerations

The average chip-junction temperature, T_J, in ^oC can be obtained from the equation:

$$T_{.1} = T_{A} + (P_{D} \cdot \theta_{.1A}) \tag{1}$$

where:

 T_A = Ambient temperature, ${}^{\circ}C$

 θ_{JA} = Package thermal resistance, junction to ambient, ${}^{o}C/W$

$$P_D = P_{INT} + P_{I/O}$$

 $P_{INT} = I_{DD} \times V_{DD}$, watts (chip internal power)

P_{I/O} = Power dissipation on input and output pins (user determined)

For most applications $P_{I/O} < 0.3 \cdot P_{INT}$ and can be neglected. If $P_{I/O}$ is neglected, an approximate relationship between P_D and $T_{.I}$ is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

A.3.4 Power Dissipation

Table A-30 gives power dissipation information.

Table A-30. Power Dissipation

Sym	Characteristic	Die Revision	Frequency	Тур	Max ¹	Unit
P_{D}	Power dissipation ²	All	All	TBD	TBD	mW

- NOTE:
 - 1. Maximum power dissipation is measured at 3.65 V.
 - 2. Typical power dissipation is measured at 3.3 V.



SECTION B MECHANICAL SPECIFICATIONS

B.1 Overview


To Be Determined





B.2 Case Diagrams

B.2.1 272-Pin PBGA



CASE 1135A-01 ISSUE B

Figure B-1. Case Diagram—272-Pin PBGA



SECTION C ADDENDUM

C.1 Overview

To Be Determined







SECTION D TROUBLESHOOTING

D.1 Solutions to Known Problems

Table 4-1. Solutions or Work-Arounds

Problem	Solution
I ² C E2PROM holds SDA line low.	The problem is a faulty E2PROM. The only known solution is to use a non-faulty E2PROM.
System is stuck in a lock-up mode and can't escape unless the board is repowered.	The MGT5100 I^2C block(s) are functioning correctly and according to the I^2C specification. The problem is related to the I^2C arbitration scheme. In this scheme the master can lose arbitration if SDA is held low. The circumstances where I^2C masters can lose arbitration due to SDA,
	are in #1 and #2 of the 5 arbitration lost possibilities shown below:
	The master samples SDA low when driving a high during data and address cycles.
	2. The master samples SDA low when driving a high during the acknowledge of a master-receiver cycle.
	3. A start cycle is attempted when the bus is busy.4. A repeated start cycle is requested in slave mode.
	A stop condition is detected when the master did not request it.
	When the master loses arbitration, the hardware automatically and immediately switches to slave mode. If the master is programmed to start-up again, it immediately fails arbitration due to #3 above.
	All subsequent starts by the master will result in arbitration lost until the board is powered off and back on.
With regards to the MGT5100 Microprocessor Memory Man-	There are 2 ways to answer this question concerning how the MMU affects program execution time.
agement Unit (MMU)—what impact does address translation have on command execu-	Some overhead is involved in maintaining the TLBs when task switching occurs. This is a system design issue, which depends on issues such as:
tion time—assuming the	How many tasks will be running?
necessary page is in the Translation Look-aside Buffer	 How often do task switches occur? How much TLB data must be changed each time a task switch occurs? etc.
(TLB)?	These are questions only the user can answer.
	2. As an example, let's say the TLB is programmed only once (which is probably unrealistic, but works for this example).
	If there is no overhead associated with maintaining the TLBs, then the MMU does not affect machine performance. As long as the software does not need to change TLB data, software performance is not affected by whether the MMU is turned ON or OFF.





SECTION E ACRONYMS AND TERMS

This section contains an alphabetical list of terms, phrases, acronyms, and abbreviations used in this book. Some terms and definitions included are reprinted from *IEEE Std. 754-1985, IEEE Standard for Binary Floating-Point Arithmetic*, copyright ©1985 by the Institute of Electrical and Electronics Engineers, Inc. with permission of the IEEE.

Α

A A I	
AAL	.ATM Adaptation Layer
ABR	.Available Bit-Rate. See also CBR and UBR.
ACR	.Allowed Cell Rate
addr, adr	.address
alm	.alarm
ALE	.Address Latch Enable
ALU	.Arithmetic Logic Unit
APC	.ATM Pace Control unit
ARB	.Microprocessor Arbitor
Architecture	.A detailed specification of requirements for a processor or computer system. It does not specify details of how the processor or computer system must be implemented; instead it provides a template for a family of compatible <i>implementations</i> .
Asynchronous exception	.Exceptions that are caused by events external to the processor's execution. In this document, the term 'asynchronous exception' is used interchangeably with the word interrupt.
AT	.Address Types
ATA	.Advanced Technology Attachment—a standard interface used with storage devices such as hard disk drives. ATA drives are also referred to as Integrated Drive Electronics (IDE) drives.
ATAPI	.ATA Packet Interface
ATM	.Asynchronous Transfer Mode
	.A bus access that attempts to be part of a read-write operation to the same address uninterrupted by any other access to that address (the term refers to the fact that the transactions are indivisible). The PowerPC architecture implements atomic access through the <code>lwarx/stwcx</code> instruction pair.



Autobaud The process of determining a serial data rate by timing the width of a single bit.

В

BATBlock Address Translation

BBBus Busy

BD Buffer Descriptor

BG Bus Grant

Big-Endian (BE). A byte-ordering method in memory where the address *n* of a word corresponds to the *Most-Significant Byte*. In an addressed memory word, the bytes are ordered (left to right) 0, 1, 2, 3, with 0 being the Most-Significant Byte. *See also* Little-Endian.

In Big-Endian architectures, the leftmost bytes (those with a lower address) are most significant. For example, consider the number 1025 stored in a 4Byte integer as shown in the table below.

00000000 00000000 00000100 00000001		
Addr	Big-Endian	Little-Endian
00	00000000	0000001
01	00000000	00000100
02	00000100	00000000
03	0000001	00000000

BIP......Bit Interleaved Parity

BIST......Built-In Self Test

BISYNC Binary Synchronous communication

Blockage A pipeline stall that occurs when an instruction occupies an

execution unit and prevents a subsequent instruction from

being dispatched.

Boundedly undefined A characteristic of certain operations results not rigidly pre-

scribed by the PowerPC architecture. Boundedly undefined results for a given operation may vary among implementations, and between execution attempts in the same imple-

mentation.

Although the architecture does not prescribe the exact behavior for when results are allowed to be boundedly undefined, the results of executing instructions in contexts where results are allowed to be boundedly undefined are constrained to ones that could have been achieved by ex-





ecuting an arbitrary sequence of defined instructions, in valid form, starting in the state the machine was in before attempting to execute the given instruction.

bps.....bits per second

Breakpoint A programmable event that forces the core to take a break-

point exception.

BTBurst Tolerance

BUIDBus Unit ID

Burst. A bus transfer whose data phase consists of a sequence of

transfers. For example, on a 64-bit bus, a four-beat burst

can transfer four, 64-bit double words.

Bus parking A feature that optimizes bus usage by letting a device retain

bus mastership without having to rearbitrate.

C

Cache coherency......An attribute in which an accurate and common view of

memory is provided to all devices that share a memory system. Caches are coherent if a processor performing a read from its cache is supplied with data corresponding to the most recent value written to memory or to another proces-

sor's cache.

Cache flush An operation that removes from a cache any data from a

specified address range. This operation ensures any modified data within the specified address range is written back to main memory. This operation is generated typically by a

Data Cache Block Flush (dcbf) instruction.

Caching-inhibited A memory update policy in which the cache is bypassed

and the load or store is done to or from main memory.

CAM......Content Addressable Memory

CAN Controller Area Network

miss causes a cache block to be replaced.

CDM......Clock Distribution Module





CDV	.Cell Delay Variation
CEPT	.Conference des administrations Europeanes des Postes et Telecommunications (European Conference of Postal and Telecommunications Administrations).
CES	.Circuit Emulation Service
cfg	.configuration
Changed bit	.One of two page history bits found in each page table entry (PTE). The processor sets the changed bit if any store is performed into the page. See also Page access history bits and Referenced bit.
C/I	.Condition/Indication (channel used in GCI protocol)
Clear	.To cause a bit or bit field to register a value of 0. The opposite of <i>set</i> .
CLP	.Cell Loss Priority
cmd	.command
cnt	.count
CODEC	.COder/DECoder, or COmpression/DECommpression
Context synchronization	.An operation that ensures:
	 all instructions in execution complete past the point where they can produce an exception
	 all instructions in execution complete in the context in which they began execution
	 all subsequent instructions are fetched and executed in the new context.
	Context synchronization may result from executing specific instructions (such as isync or rfi) or when certain events occur (such as an exception).
COP	.Common On-chip Processor
Copy-back	An operation in which modified data in a $\ensuremath{\textit{cache block}}$ is copied back to memory.
CP	.Communications Processor
CPI	.Common Part Indicators
CPM	.Communications Processor Module
CPS	.Cells Per Slot
CQ	.Completion Queue
CR	.Condition Register
CRC	.Cyclic Redundancy Check—Error detecting codes that generate a parity check.
Critical-data first	.An aspect of <i>burst</i> access that lets requested data (typically a word or double word) in a <i>cache block</i> be transferred first.



CSMA......Carrier Sense Multiple Access

CT Connection Table

CTR Count Register

D

DAR Data Address Register

DEC Decrementer (register)

Denormalized number A non-zero floating-point number whose *exponent* has:

• a reserved value, usually the format's minimum, and

whose explicit or implicit leading significant bit is 0.

Direct-mapped cache. A cache in which each main memory address can appear

in only one location within the cache, operates more quickly

when the memory request is a cache hit.

Direct-storeInterface available only on microprocessors that use the

PowerPC architecture; supports direct-store devices from the POWER architecture. When the T-bit of a segment descriptor is set, the descriptor defines the region of memory

to be used as a direct-store segment.

NOTE: This facility is being phased out of the architecture

and is not likely be supported in future devices.

Therefore, software should not depend on it and

new software should not use it.

DMA.......Direct Memory Access

DPLL Digital Phase-Locked Loop

DR Data Register

DRAMDynamic Random Access Memory

source of a DSI exception.

DTLB Data Translation Lookaside Buffer





DTV Digital TV DWPCI designware PCI—synopsys designware component Е a load, store, or instruction fetch. This address is then submitted to the MMU for translation to either a physical memory address or an I/O address. ED Endpoint Descriptor EEST Enhanced Ethernet Serial Transceiver en....enable EPROM Erasable Programmable Read-Only Memory err....error ESAR Enhanced Segmentation And Reassembly ETH Ethernet Exception A condition encountered by the processor that requires special, supervisor-level processing. Exception handler A software routine that executes when an exception is taken. Normally, the exception handler corrects the condition

A software routine that executes when an exception is taken. Normally, the exception handler corrects the condition that caused the exception, or performs some other meaningful task, which may include aborting the program that caused the exception. The address for each exception handler is identified by an exception vector offset defined by the architecture and a prefix selected by the MSR.

Extended opcode.......... A secondary opcode field generally located in instruction bits 21–30, that further defines the instruction type. All instructions are one word in length. The most significant 6 bits of the instruction are the *primary opcode*, identifying the type of instruction. See also Primary opcode.

Execution synchronization . . . A mechanism by which all instructions in execution are architecturally complete before beginning execution (appearing to begin execution) of the next instruction. Similar to context synchronization, but doesn't force contents of the instruction buffers to be deleted and refetched.

EXTAL External Crystal. See also XTAL.



F

FBP Free Buffer Pool

FEC Fast Ethernet Controller

ory and placing them into the instruction queue.

FIFO......First-In-First-Out (buffer)

FMC Forward Monitor Cells
FPR Floating Point Register

FPSCR......Floating Point Status and Control Register

FPU Floating Point Unit

FRM......Forward Resource Management

flg......flag

FLT.....First-Level Table. See also SLT.

Fully-associative Addressing scheme where every cache location (every

byte) can have any possible address.

G

GCI......General Circuit Interface

GCRA......Generic Cell Rate Algorithm (leaky bucket)

GFC Generic Flow Control

GPCMGeneral-Purpose Chip-select Machine

GPR......General-Purpose Register—Any of the 32 registers in the

general-purpose register file. These registers provide the source operands and destination results for all integer data manipulation instructions. Integer load instructions move data from memory to GPRs and store instructions move

data from GPRs to memory.

GUI......Graphical User Interface





Н

Harvard architecture	.An architectural model featuring separate caches for instruction and data.
HC, Hc	.Host Controller
HCD	.Host Controller Driver
HDLC	.High-level Data Link Control—a transmission protocol used at the data link layer (layer 2) of the OSI seven layer model for data communications. The HDLC protocol embeds information in a data frame that allows devices to control data flow and correct errors.
	HDLC is an ISO standard developed from the Synchronous Data Link Control (SDLC) standard proposed by IBM.
HEC	.Header Error Control
<u>I</u>	
ICTL	•
IEEE	.Institute of Electrical and Electronics Engineers
IEEE754	.A standard, written by the Institute of Electrical and Electronics Engineers, which defines operations and representations of binary floating-point arithmetic.
I ² C	.Inter-Integrated Circuit
IC	.Input Capture. Also see OC and PWM.
IDE	.Integrated Drive Electronics—Interface for connecting additional hard drives to a computer.
IDL	.Inter-chip Digital Link
IDMA	.Internal Direct Memory Access
Illegal instructions	.A class of instructions not implemented for a particular microprocessor. These include instructions not defined by the PowerPC architecture. In addition:
	• For 32-bit implementations, instructions defined for 64-bit implementations only are considered illegal instructions.
	• For 64-bit implementations, instructions defined for 32-bit implementations only are considered illegal instructions.
Implementation	.A particular processor that conforms to the PowerPC architecture, but may differ from other architecture-compliant implementations; for example, in design, feature set, and implementation of <i>optional</i> features. The PowerPC architecture has many different implementations.



Implementation-dependent .	.An aspect of a feature in a processor's design that is defined by a processor's design specifications, rather than by the PowerPC architecture.
Implementation-specific	.An aspect of a feature in a processor's design that is not required by the PowerPC architecture, but for which the PowerPC architecture may provide concessions to ensure processors implementing the feature do so consistently.
Imprecise exception	.A type of synchronous exception that is allowed not to adhere to the precise exception model. See also Precise exception. The PowerPC architecture lets only floating-point exceptions be handled imprecisely.
individual serial controllers	.SCC, SMC, SPI, I ² C, and USB—these individual serial controllers request service from the CPM.
Internal bus	.bus that connects the core and System Interface Unit (SIU).
Instruction latency	.The total number of clock cycles necessary to execute an instruction and make ready the results of that instruction.
int	.interrupt
Interrupt	.An asynchronous exception—on processors that use the PowerPC architecture, interrupts are a special case of exceptions. See also asynchronous exception.
IP	.Intellectual Property—a unique number that identifies a particular computer in a network of computers. The IP part of TCP/IP; a protocol used to route a data packet from its source to its destination.
IPBI, IP bus	.IP Bus Interface—the Intellectual Property Bus Interface
IR	.Infrared
IR	.Instruction Register
IrDA, IRDA	.Infrared Data Association
IRQ	.Interrupt Request
ISDN	.Integrated Services Digital Network—an international communications standard for sending voice, video, and data over digital or normal telephone lines. ISDN supports data transfer rates of 64Kbps (64,000 bits per second).
ISI	.Instruction Storage Interrupt
ITLB	.Instruction Translation Lookaside Buffer
IU	.Integer Unit
J	
JAVA TM	.From Sun Microsystems, Inc.—a robust and versatile programming language that enables developers to:



- Write software on one platform and run it on another.
- Create programs to run within a web browser.
- Develop server-side applications for online forums, stores, polls, processing HTML forms, and more.
- Write applications for cell phones, two-way pagers, and other consumer devices.

JTAGJoint Test Action Group

K

Kbps.....thousand (K) bits per second

Kb, KbitKilobit (written with lowercase b; 1024 Bytes)

KB, KByte......KiloByte (written with uppercase B; 1024 bits)

L

LAN Local Area Network—A computer network that spans a relatively small area. Most LANs are confined to a single building or group of buildings. However, one LAN can be connected to other LANs over any distance via telephone lines and radio waves. A system of LANs connected in this way is called a Wide-Area Network (WAN).

LANs are capable of transmitting data at fast rates, much faster than data can be transmitted over a telephone line. However, distances are limited. There is also a limit on the number of computers that can be attached to a single LAN.

Latency The time an operation requires. For example:

- execution latency is the number of processor clocks an instruction takes to execute.
- memory latency is the number of bus clocks needed to perform a memory operation.

ldload

LIFO.....Last-In-First-Out (buffer)

Little-Endian (LE). A byte-ordering method in memory where the address *n* of a word corresponds to the *Least-Significant Byte*. In an addressed memory word, the bytes are ordered (left to right) 3, 2, 1, 0, with 3 being the *Most-Significant Byte*. See also

Big-Endian.

In Little-Endian architectures, the rightmost bytes (those with a higher address) are most significant. For example, consider the number 1025 stored in a 4Byte integer as shown in the table below.



00000000 00000000 00000100 00000001		
Addr	Big-Endian	Little-Endian
00	00000000	0000001
01	00000000	00000100
02	00000100	00000000
03	0000001	00000000

M

MAC.....Media Access Control MAC/PHY Multiply-and-ACcumulate/Physical Layer Device Master Name given to a bus device granted control, or mastership, of the bus. MBAR.......Module Base Address Register Mb, Mbit......Megabit (written with lowercase b; 1024 Kilobits) MB, MByte MegaByte (written with uppercase B; 1024 KiloBytes) Mbps Million bits per second MEMCTL SDRAM Controller Memory access ordering The specific order in which the processor performs load and store memory access and the order in which those accesses complete. Memory Controller A unit whose primary function is to control the external bus memories and I/O devices. Memory coherency An aspect of caching in which it is ensured an accurate view of memory is provided to all devices sharing system memory.



Memory consistency	.Refers to agreement of levels of memory with respect to a single processor and system memory. For example, on-chip cache, secondary cache, and system memory.
Microarchitecture	.Hardware details of a microprocessor's design. Such details are not defined by the PowerPC architecture.
MII	.Media-Independent Interface
mips	.million instructions per second
MIR	.Medium Infrared. See also FIR and SIR.
MMAP	.Memory Map
MMU	.Memory Management Unit—a functional unit capable of translating an <i>effective</i> (logical) <i>address</i> to a physical address, providing protection mechanisms, and defining caching methods.
Mnemonic	.The abbreviated name of an instruction used for coding.
mod	.mode
Modified state	.When a cache block is in the modified state, it has been modified by the processor since it was copied from memory. See also MESI.
MPC603e	.a microprocessor—a low-power implementation of the PowerPC Reduced Instruction Set Computer (RISC) architecture. The MPC603e microprocessor offers workstation-level performance packed into a low-power, low-cost design ideal for desktop computers, notebooks and battery-powered systems, as well as printer and imaging equipment, telecommunications systems, networking and communications infrastructure, industrial controls, and home entertainment and educational devices.
Munging	.A modification performed on an <i>effective address</i> that allows it to appear to the processor that individual aligned scalars are stored as Little-Endian values, when in fact it is stored in Big-Endian order, but at different byte addresses within double words.
	NOTE: Munging affects only the effective address and not the byte order. The PowerPC architecture does not use this term.
MS	.Motorola Scalable
msb	.most significant bit—highest-order <i>bit</i> in an address, register, data element, or instruction encoding.
MSB	.Most Significant Byte—highest-order <i>Byte</i> in an address, register, data element, or instruction encoding.
MSCAN	.Motorola Scalable Controller Area Network
MSR	.Main Shift Register, or Machine State Register



Ν

O

OC Output Capture OE Output Enable signal OEAthe level of PowerPC architecture that describes memory management model, supervisor-level registers, synchronization requirements, and the exception model. It also defines the time-base feature from a supervisor-level perspective. OHCIOpen Host Controller Interface—an "Open Host" standard. Option, Optional...... A feature, such as an instruction, register, or exception, defined by the PowerPC architecture, but not required to be implemented. OSI.....Open Systems Interconnection one that may have preceded it in the sequential model. For example, speculative operations. An operation is said to be performed out-of-order if, at the time it is performed, it is not known to be required by the sequential execution model. See also In-order. Out-of-order execution..... A technique that lets instructions be issued and completed in an order that differs from their sequence in the instruction stream. when the result cannot be stored accurately in the destination register(s). For example, if two 32-bit numbers are multiplied, the result may not be representable in 32 bits.



P

Pace control	.Controls the data flow rate between a master and slave.
Page	.A region in memory. The OEA defines a page as a 4KByte area of memory, aligned on a 4KByte boundary.
Page fault	.A page fault is a condition that occurs when the processor attempts to access a memory location that does not reside within a <i>page</i> not currently resident in <i>physical memory</i> . On microprocessors that use the PowerPC architecture, a page fault exception condition occurs when a matching, valid <i>page table entry</i> (PTE[V]=1) cannot be located.
PCI	.Peripheral Component Interconnect
PCMCIA	.Personal Computer Memory Card International Association
PCR	.Peak Cell Rate
PDU	.Protocol Data Unit
PHY	.Physical Layer Device
Physical memory	.The actual memory that can be accessed through the system memory bus.
PIP	.Parallel Interface Port
Pipelining	.A technique that breaks operations (such as instruction processing or bus transactions) into smaller distinct stages or tenures (respectively) so that a subsequent operation can begin before the previous one has completed.
PIT	.Periodic Interrupt Timer
PLI	.ISDN
PM	.Performance Monitors
PMD	.Physical Media-Dependent
POTS	.Plain Old Telephone Service—refers to the standard telephone service that most homes use. The main distinctions between POTS and non-POTS services are speed and bandwidth. POTS is generally restricted to about 52Kbps. The POTS network is also called the public switched telephone network (PSTN).
PPC	.Port Power Control
PPM	.Pulse-Position Modulation
·	.A category of exception for which the pipeline can be stopped so that instructions preceding the faulting instruction can complete. Subsequent instructions can then be flushed and redispatched after exception handling has completed. See also Imprecise exceptions.
pri	.priority



Primary opcode The most-significant 6 bits (bits 0-5) of the instruction encoding that identifies the type of instruction. See also Secondary opcode. Protection boundary...... A boundary between *protection domains*. Protection domain a segment, virtual page, BAT area, or range of unmapped effective addresses. It is defined only when the appropriate relocate bit in the MSR (IR or DR) is 1. PTP Port-To-Port switching PWM Pulse Width Modulator Q QNX......From QNX Software Systems—a hybrid realtime platform that represents a cross between a realtime operating system and a platform OS. The first integrated, self-hosted, graphical platform for embedded developers. Quad word A group of 16 contiguous locations starting at an address divisible by 16.

R





it updates the condition register (CR) to reflect the result of the operation. Registers See Section XXX Register indirect addressing . . A form of addressing that specifies one GPR that contains the address for the load or store. Register indirect with A form of addressing that specifies an immediate value to immediate index addressing be added to the contents of a specified GPR to form the target address for the load or store. Register indirect with A form of addressing that specifies that the contents of two GPRs be added together to yield the target address for the index addressing load or store. Reservation The processor establishes a reservation on a cache block of memory space when it executes an Iwarx instruction to read a memory semaphore into a GPR. Reserved field In a register, a reserved field is one not assigned a function. A reserved field may be a single bit. The handling of reserved bits is implementation-dependent. Software is allowed to write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0; otherwise, it returns an undefined value (0 or 1). .Reduced Instruction Set Computing—an architecture char-RISC acterized by fixed-length instructions with non-overlapping functionality and a separate set of load and store instructions that perform memory access. RM Resource Management rst.....reset RSV Reservation RTReal Time RTC Real-Time Clock RTOS......Real-Time Operating System R/W.....Read/Write rwc read-write-clear Rx, RX Receive

S

SAR	.Segment And Reassemble
Scalability	.The capability of an architecture to generate implementa-
	tions specific for a wide range of purposes, and in particular
	implementations of significantly greater performance and/





or functionality than at present, while maintaining compatibility with current implementations. Scan chain The peripheral buffers of a device, linked in JTAG test mode, that are addressed in a shift-register fashion. SCC Serial Communication Controller SCP Serial Control Port SCPCIPCI_SC (PCI SmartComm) SCR Sustained Cell Rate SCTMRSmartComm Timer SDLC Synchronous Data Link Control SDMA, SCDMA Smart Direct Memory Access SDRAMSynchronous Dynamic RAM—a faster version of DRAM. SDRAM is generally synchronized with the clock speed for which the microprocessor is optimized. This tends to increase the number of instructions the processor can perform in a given time. The speed of SDRAM is rated in MHz rather than in nanoseconds (ns). This makes it easier to compare the bus speed and the RAM chip speed. You can convert the RAM clock speed to nanoseconds by dividing the chip speed into 1 billion ns (which is one second). For example, an 83MHz RAM would be equivalent to 12ns. selselect Set (v)To write a non-zero value to a bit or bit field; the opposite of clear. The term "set" may also be used to generally describe the updating of a bit or bit field. a given location in any one of the sets, typically corresponding to its lower-order address bits. Because several memory locations can map to the same location, cached data is typically placed in the set whose cache block corresponding to that address was least recently used (LRU). See also Set-associative. Set-associative......Aspect of cache organization in which cache space is divided into sections, called sets. The cache controller associates a particular main memory address with the contents of a particular set, or region, within the cache. Signals See Section XXX Significand The component of a binary floating-point number that consists of an explicit or implicit leading bit to the left of its implied binary point and a fraction field to the right. SI Serial Interface





SIP	.Serial Infrared Interaction Pulse
SIR	.Slow Infrared. See also FIR and MIR.
SIU	.Systems Interface Unit
Slave	.A device that responds to the master's address. A slave receives data on a write cycle and gives data to the master on a read cycle.
SLT	.Second-Level Tables. See also FLT.
SLTMR	.Slice Timer
SMC	.Serial Management Controllers
SNA	.Systems Network Architecture
SPI	.Serial Peripheral Interface—the SPI channel supports the out-of-band control channel to external ISDN physical chips. The SPI module allows full-duplex, synchronous, serial communication between the MGT5100 and peripheral devices. It supports master and slave mode, double-buffered operation and can operate in a polling or interrupt driven environment.
SPLL	.System Phase-Locked Loop
SPR	.Special-Purpose Register
SR	.Segment Register
SRAM	.Static Random Access Memory—a type of memory that is faster and more reliable than the more common DRAM (Dynamic RAM). The term "static" is derived from the fact that it does not need to be refreshed like DRAM.
SRR0	.machine Status save/Restore Register 0
SRR1	.machine Status save/Restore Register 1
SRTS	.Synchronous Residual Time Stamp
SRU	.System Register Unit
sta	.status
Static branch prediction	. Mechanism by which software (for example, compilers) can give a hint to the machine hardware about the direction a branch is likely to take.
STB	.Set-Top Box
Sticky bit	.A bit that when set must be cleared explicitly.
stp	.stop
str	.start
STS	.Special Transfer Start
Superscalar machine	.A machine that can issue multiple instructions concurrently from a conventional linear instruction stream.



Т

TA.....Transfer Acknowledge TAPTest Access Port TBTime Base (register) TC Transmission Convergence TCT Transmit Connection Table TDM......Time-Division Multiplex—a single serial channel used by several channels taking turns. TE Terminal Endpoint (of an ISDN connection) Throughput..... A measure of the number of instructions processed per clock cycle. TLB Translation Lookaside Buffer—A cache that holds recentlyused page table entries. TLETrue Little-Endian TMR, tmr Timer TO, to Timeout TSTransfer Start tst.....test TSIZ.....Transfer Size Tx, TXTransmit



U

UART	.Universal Asynchronous Receiver-Transmitter—a component that handles asynchronous serial communication.
UARTe	.UART enhanced (simple UART with carrier detect input)
UBR	.Unspecified Bit-Rate. See also CBR and ABR.
UBR+	.Unspecified Bit-Rate with minimum cell rate guarantee
UIMM	.Unsigned IMMediate value
UISA	.User Instruction Set Architecture—the level of the architecture to which user-level software should conform. The UISA defines the base user-level instruction set, user-level registers, data types, floating-point memory conventions and exception model as seen by user programs, and the memory and programming models.
UPM	.User-Programmable Machine
USART	.Universal Synchronous/Asynchronous Rx/Tx
USB	.Universal Serial Bus—a new external bus standard that supports data transfer rates of 12Mbps.
User mode	.The unprivileged operating state of a processor used typically by application software. In user mode, software can only access certain control registers and can access only user memory space. No privileged operations can be performed. Also referred to as problem state.
UTOPIA	.Universal Test and Operations Physical Interface for ATM
V	
VA	.Virtual Address—an intermediate address used in translation of an effective address to a physical address.
VBR	.Variable Bit-Rate
VC	.Virtual Channel, Circuit, Call, or Connection
VCC	.Virtual Channel Connection
VCI	.Virtual Circuit Identifier
VCO	.Voltage-Controlled Oscillator
VEA	.Virtual Environment Architecture—the level of the architec-
	ture that describes the memory model for an environment in which multiple devices can access memory. VEA can:define aspects of the cache model
	ture that describes the memory model for an environment in which multiple devices can access memory. VEA can:



W

X









SECTION F LIST OF REGISTERS

2.4	Port Configuration Register Description	2-30
3.3.1	Memory Map Registers—MBAR + 0x0000	3-3
3.3.1.1	Module Base Address (0x0000)—IPBAR	3-4
3.3.1.2	CS Start Address (0004-002C)—CS0STR-CS5STR	3-4
3.3.1.3	CS Stop Address (0008-0030)—CS0SPR-CS5SPR	3-5
3.3.1.4	SDRAM Start Address (0034)—SDRAMSTR	3-5
3.3.1.5	SDRAM Stop Address (0038)—SDRAMSPR	3-5
3.3.1.6	Address Enable Control (0054)—ADDECR	3-6
3.4.1	PCI XLB Configuration Registers	3-7
3.4.2	SmartComm DMA Registers	3-9
3.4.3	PSC Registers—Quick Reference	3-12
3.4.4	IrDA Registers—Quick Reference	3-16
3.4.5	SPI Registers—Quick Reference	3-19
3.4.5	SPI Registers—Quick Reference	3-19
5.7	CDM Registers—MBAR + 0x0200	5-17
5.7.1	JTAG ID Number (0200)—JTAGID	5-18
5.7.2	Power ON Reset Configuration (0204)—PORCFG	5-18
5.7.3	Bread Crumb (0208)—BC	5-19
5.7.4	Configuration (020C)—CFG	5-20
5.7.5	48 MHz Fractional Divider Configuration (0210)—FDCFG	5-21
5.7.6	Clock Enable (0214)—CLKEN	5-22
5.7.7	System Oscillator Configuration (0218)—OSCCFG	5-23
5.7.8	Clock Control Sequencer Configuration (021C)—CCSCFG	5-24
5.7.9	Soft Reset (0220)—SFTRST	5-24
5.7.10	System PLL Status (0224)—PLLSTA (33-27 MHz)	5-25
6.2	Arbiter Registers—MBAR + 0x0080	
6.2.1	Arbiter Revision Register (0080)—ARR	
6.2.2	Arbiter Base Address Register (0084)—ABAR	
6.2.3	Arbiter Device Size Register (0088)—ADSR	
6.2.4	Header Format ID Register (008C)—AHFIDR	
6.2.5	Configuration Register (00C0)—ACFG	
6.2.6	Version Register (00C4)—VER	
6.2.7	Status Register (00C8)—STA	
6.2.8	Interrupt Enable Register (00CC)—INTEN	
6.2.9	Address Capture Register (00D0)—ADRCAP	6-7
6.2.10	Bus Signal Capture Register (00D4)—SIGCAP	
6.2.11	Address Tenure Time-Out Register (00D8)—ADRTO	
6.2.12	Data Tenure Time-Out Register (00DC)—DATTO	
6.2.13	Bus Activity Time-Out Register (00E0)—BUSTO	
6.2.14	Master Priority Enable Register (00E4)—PRIEN	
6.2.15	Master Priority Register (00E8)—PRI	
6.2.16	Base Address Register (00EC)—BAR	6-12
6.2.17	Reserved Registers (00F0, 00F4, 00F8, 00FC)	6-13



7.2.4	Interrupt Controller Registers—MBAR + 0x0500	7-5
7.2.4.1	Peripheral Interrupt Mask (0500)—Register 0	7-5
7.2.4.2	Peripheral Priority and HI / LO Select 1 (0504)—Register 1	7-6
7.2.4.3	Peripheral Priority and HI / LO Select 2 (0508)—Register 2	7-7
7.2.4.4	Peripheral Priority and HI / LO Select 3 (050C)—Register 3	
7.2.4.5	External Enable and External Types (0510)—Register 4	
7.2.4.6	Critical Priority and Main Interrupt Mask (0514)—Register 5	7-10
7.2.4.7	Main Interrupt Priority and INT / SMI Select 1 (0518)—Register 6	7-11
7.2.4.8	Main Interrupt Priority and INT / SMI Select 2 (051C)—Register 7	7-12
7.2.4.9	PerStat, MainStat, CritStat Encoded (0524)—Register 9	7-13
7.2.4.10	Critical Interrupt Status All (0528)—Register A	7-15
7.2.4.11	Main Interrupt Status All (052C)—Register B	
7.2.4.12	Peripheral Interrupt Status All (0530)—Register C	7-17
7.2.4.13	Peripheral Interrupt Status All (0538)—Register E	7-18
7.3.2.1	GPIO Standard Registers—MBAR + 0x0B00	
7.3.2.1.1	Port Configuration Register (0B00)—GPIOPCR	7-28
7.3.2.1.2	Simple GPIO Enables (0B04)—GPIOSEN	
7.3.2.1.3	Simple GPIO Open Drain Type (0B08)—GPIOSOD	
7.3.2.1.4	Simple GPIO Data Direction (0B0C)—GPIOSDD	
7.3.2.1.5	Simple GPIO Data Output Values (0B10)—GPIOSDO	
7.3.2.1.6	Simple GPIO Data Input Values (0B14)—GPIOSDI	
7.3.2.1.7	Output-Only Enables (0B18)—GPIOOE	7-37
7.3.2.1.8	Output-Only Data Value Out (0B1C)—GPIOODO	7-37
7.3.2.1.9	Simple Interrupt Enables (0B20)—GPIOSIE	7-38
7.3.2.1.10	Simple Interrupt Open-Drain Emulation (0B24)—GPIOSIOD	7-39
7.3.2.1.11	Simple Interrupt Data Direction (0B28)—GPIOSIDD	7-39
7.3.2.1.12	Simple Interrupt Data Value Out (0B2C)—GPIOSIDO	7-40
7.3.2.1.13	Simple Interrupt Interrupt Enable (0B30)—GPIOSIIE	7-41
7.3.2.1.14	Simple Interrupt Interrupt Types (0B34)—GPIOSIIT	7-41
7.3.2.1.15	Simple Interrupt Master Enable (0B38)—GPIOSIME	7-42
7.3.2.1.16	Simple Interrupt Status (0B3C)—GPIOSIST	7-43
7.3.2.2	WakeUp GPIO Registers—MBAR + 0x0C00	7-44
7.3.2.2.1	WakeUp GPIO Enables (0C00)—GPIOWE	
7.3.2.2.2	WakeUp GPIO Open Drain Emulation (0C04)—GPIOWOD	
7.3.2.2.3	WakeUp GPIO Data Direction (0C08)—GPIOWDD	
7.3.2.2.4	WakeUp GPIO Data Value Out (0C0C)—GPIOWDO	
7.3.2.2.5	WakeUp GPIO Interrupt Enable (0C10)—GPIOWUE	
7.3.2.2.6	WakeUp GPIO Individual Interrupt Enable (0C14)—GPIOWIE	7-47
7.3.2.2.7	WakeUp GPIO Interrupt Types (0C18)—GPIOWT	
7.3.2.2.8	WakeUp GPIO Master Controls (0C1C)—GPIOWME	
7.3.2.2.9	WakeUp GPIO Data Input Values (0C20)—GPIOWI	
7.3.2.2.10	WakeUp GPIO Status Register (0C24)—GPIOSR	7-50
7.4.4	GPT Registers—MBAR + 0x0600	7-52
7.4.4.1	GPT[0-7] Enable and Mode Select (0600-0670)—Register 0	
7.4.4.2	GPT[0-7] Counter Input (0604-0674)—Register 1	
7.4.4.3	GPT[0-7] PWM Configuration (0608-0678)—Register 2	
7.4.4.4	GPT[0-7] Status (060C-067C)—Register 3	7-57





7.5.1	SLT Registers—MBAR + 0x0700	7-58
7.5.1.1	SLT[0, 1] Terminal Count (0700, 0710)—Register 0	7-59
7.5.1.2	SLT[0, 1] Control (0704, 0714)—Register 1	7-59
7.5.1.3	SLT[0, 1] Count (0708, 0718)—Register 2	7-60
7.5.1.4	Second SLT—Register 3 to Register 5	
7.5.1.5	SLT[0, 1] Status (070C, 071C)—Register 6	
7.6.3	RTC Interface Registers—MBAR + 0x0800	7-63
7.6.3.1	Time Set (0800)—Reg 0	7-63
7.6.3.2	Date Set (0804)—Reg 1	
7.6.3.3	New Year and Stopwatch (0808)—Reg 2	7-65
7.6.3.4	Alarm and Interrupt Enable (080C)—Reg 3	7-65
7.6.3.5	Current Time (0810)—Reg 4	7-66
7.6.3.6	Current Date (0814)—Reg 5	
7.6.3.7	Alarm and Stopwatch Interrupt (0818)—Reg 6	7-68
7.6.3.8	Periodic Interrupt and Bus Error (081C)—Reg 7	7-69
8.3.1	Memory Controller SDRAM Registers—MBAR + 0x0100	8-10
8.3.1.1	Mode (0100)—Register 0	8-10
8.3.1.2	Control (0104)—Register 1	8-11
8.3.1.3	Configuration (0108)—Register 2	8-12
8.3.1.4	Configuration (010C)—Register 3	8-13
8.3.1.5	Chip Select for Memory Modules (0110)—XLB_SEL	8-14
9.7.3	Chip Select / LocalPlus Bus Registers—MBAR + 0x0300	9-10
9.7.3.1	CS Boot ROM, (0300)—Register 0	9-10
9.7.3.2	CS Configuration (0304–0314)—Registers 1–5	9-12
9.7.3.3	CS Control (0318)—Register 6	9-15
9.7.3.4	CS Status (031C)—Register 7	
10.3.3.1	PCI XLB Configuration Registers—MBAR + 0x0D00	10-6
10.3.3.1.1	PCI Header: Device ID/Vendor ID (0D00)—Register 0	10-7
10.3.3.1.2	PCI Header: Status/Command (0D04)—Register 1	
10.3.3.1.3	PCI Header: Class Code/Revision (0D08)—Register 2	10-10
10.3.3.1.4	PCI Header: BIST/Type/Latency/Cache (0D0D)—Register 3	
10.3.3.1.5	PCI Header: BAR0 (0D10)—Register 4	10-11
10.3.3.1.6	PCI Header: BAR1 (0D14)—Register 5	
10.3.3.1.7	PCI Header: Reserved (0D18–0D27)—Registers 6–9	
10.3.3.1.8	PCI Header: CardBus CIS Pointer (0D28)—Register 10	
10.3.3.1.9	PCI Header: SubSystem Vendor ID (0D2C)—Register 11	
10.3.3.1.10	PCI Header: Unused (0D30)—Register 12	10-12
10.3.3.1.11	PCI Header: Unused (0D34-0D3B)—Registers 13-14	
10.3.3.1.12	PCI Header: Max Lat, Min Grant, Interrupt (0D3C)—Register 15	
10.3.3.1.13	PCI Header: Unused (0D40–0D5F)—Registers 16–23	
10.3.3.2	MPC4200 Application Interface—MBAR + 0x0D00	
10.3.3.2.1	PCI Interrupt Enable (0D60)—Custom Register 24	
10.3.3.2.2	PCI Status (0D64)—Custom Register 25	
10.3.3.2.3	PCI Control (0D68)—Custom Register 26	
10.3.3.2.4	PCI Mask/Value Read (0D6C)—Custom Register 27	
10.3.3.2.5	PCI Mask/Value Write (0D70)—Custom Register 28	
10.3.3.2.6	PCI Subwindow 1 (0D74)—Custom Register 29	
10.3.3.2.7	PCI Subwindow 2 (0D78)—Custom Register 30	10-18



10.3.3.2.8	PCI Window Command/Control (0D7C)—Custom Register 31	10-18
10.3.4.2	PCI Transmit (Tx) Registers—MBAR + 0x3800	10-21
10.3.4.2.1	PCI Tx Packet Size (3800)—Register 0	10-21
10.3.4.2.2	PCI Tx Start Address (3804)—Register 1	10-22
10.3.4.2.3	PCI Tx Transaction Control (3808)—Register 2	10-22
10.3.4.2.4	PCI Tx Enables (380C)—Register 3	
10.3.4.2.5	PCI Tx Next Address (3810)—Register 4	10-24
10.3.4.2.6	PCI Tx Last Word (3814)—Register 5	
10.3.4.2.7	PCI Tx Done Counts (3818)—Register 6	10-25
10.3.4.2.8	PCI Tx Status Bits (381C)—Register 7	
10.3.4.2.9	PCI Tx FIFO Data (3840)—Register 10	10-27
10.3.4.2.10	PCI Tx FIFO Status (3844)—Register 11	10-28
10.3.4.2.11	PCI Tx FIFO Control (3848)—Register 12	
10.3.4.2.12	PCI Tx Alarm (384E)—Register 13	10-29
10.3.4.2.13	PCI Tx Read Pointer (3852)—Register 14	
10.3.4.2.14	PCI Tx Write Pointer (3856)—Register 15	10-30
10.3.4.4	PCI Receive Registers—MBAR + 0x3880	10-32
10.3.4.4.1	PCI Rx Packet Size (3880)—Register 0	10-32
10.3.4.4.2	PCI Rx Start Address (3884)—Register 1	10-32
10.3.4.4.3	PCI Rx Transaction Command (3888)—Register 2	10-33
10.3.4.4.4	PCI Rx Enables (388C)—Register 3	10-34
10.3.4.4.5	PCI Rx Next Address (3890)—Register 4	10-35
10.3.4.4.6	PCI Rx Done Counts (3898)—Register 6	
10.3.4.4.7	PCI Rx Status Bits (389C)—Register 7	
10.3.4.4.8	PCI Rx FIFO Data (38C0)—Register 16	
10.3.4.4.9	PCI Rx FIFO Status (38C4)—Register 17	
10.3.4.4.10	PCI Rx FIFO Control (38C8)—Register 18	
10.3.4.4.11	PCI Rx Alarm (38CC)—Register 19	
10.3.4.4.12	PCI Rx Read Pointer (38D0)—Register 20	
10.3.4.4.13	PCI Rx Write Pointer (38D4)—Register 21	
11.3.1	ATA Host Registers—MBAR + 0x3A00	
11.3.1.1	Host Configuration (3A00)—HCFG	
11.3.1.2	Host Status (3A04)—HSR	
11.3.1.3	PIO Timing 1 (3A08)—PIO1	
11.3.1.4	PIO Timing 2 (3A0C)—PIO2	11-5
11.3.1.5	Multiword DMA Timing 1 (3A10)—DMA1	
11.3.1.6	Multiword DMA Timing 2 (3A14)—DMA2	
11.3.1.7	Ultra DMA Timing 1 (3A18)—UDMA1	
11.3.1.8	Ultra DMA Timing 2 (3A1C)—UDMA2	
11.3.1.9	Ultra DMA Timing 3 (3A20)—UDMA3	
11.3.1.10	Ultra DMA Timing 4 (3A24)—UDMA4	
11.3.1.11	Ultra DMA Timing 5 (3A28)—UDMA5	
11.3.2	ATA FIFO Registers—MBAR + 0x3A00	
11.3.2.1	Rx / Tx FIFO Data Word (3A3C)—RTFDWR	
11.3.2.2	Rx / Tx FIFO Status (3A40)—RTFSR	
11.3.2.3	Rx / Tx FIFO Control (3A44)—RTFCR	11-11
11.3.2.4	Rx / Tx Alarm (3A48)—RTFAR	11-12
11.3.2.5	Rx / Tx FIFO Read Pointer (3A4C)—RTFRPR	11-12





11.3.2.6	Rx / Tx FIFO Write Pointer (3A50)—RTFWPR	11-13
11.3.3	ATA Drive Registers—MBAR + 0x3A00	11-13
11.3.3.1	Device Control (3A5C)—DCTR	11-14
11.3.3.2	Drive Alternate Status (3A5C)—DASR	11-14
11.3.3.3	Drive Data (3A60)—DDR	
11.3.3.4	Drive Features (3A64)—DFR	11-15
11.3.3.5	Drive Error (3A64)—DER	
11.3.3.6	Drive Sector Count (3A68)—DSCR	11-16
11.3.3.7	Drive Sector Number (3A6C)—DSNR	11-17
11.3.3.8	Drive Cylinder Low (3A70)—DCLR	11-17
11.3.3.9	Drive Cylinder High (3A74)—DCHR	11-18
11.3.3.10	Drive Device / Head (3A78)—DDHR	11-18
11.3.3.11	Drive Command (3A7C)—DCR	11-19
11.3.3.12	Device Status (3A80)—DSR	11-20
11.7.3.1	ATA Register Addressing	11-30
12.4	Host Control (HC) Operational Registers	
12.4.1	Control and Status Partition—MBAR + 0x1000	12-7
12.4.1.1	HC Revision (1000)—HcRevision	12-7
12.4.1.2	HC Control (1004)—HcControl	12-7
12.4.1.3	HC Command Status (1008)—HcCommandStatus	12-9
12.4.1.4	HC Interrupt Status (100C)—HcInterruptStatus	12-11
12.4.1.5	HC Interrupt Enable (1010)—HcInterruptEnable	12-12
12.4.1.6	HC Interrupt Disable (1014)—HcInterruptDisable	12-13
12.4.2	Memory Pointer Partition—MBAR + 0x1000	
12.4.2.1	HC Communication (1018)—HcHCCA	12-14
12.4.2.2	HC Period Current ED (101C)—HcPeriodCurrentED	
12.4.2.3	HC Control Head ED (1020)—HcControlHeadED	
12.4.2.4	HC Control Current ED (1024) HcControlCurrentED	12-16
12.4.2.5	HC First Bulk Head List ED (1028)—HcBulkHeadED	
12.4.2.6	HC Bulk List Current ED (102C)—HcBulkCurrentED	
12.4.2.7	HC Last Completed Transfer (1030)—HcDoneHead	12-18
12.4.3	Frame Counter Partition—MBAR + 0x1000	
12.4.3.1	HC Frame Interval (1034)—HcFmInterval	
12.4.3.2	HC Frame Bit-time Remaining (1038)—HcFmRemaining	
12.4.3.3	HC Timing Reference (103C)—HcFmNumber	
12.4.3.4	HC Start Processing Periodic List (1040)—HcPeriodicStart	12-21
12.4.3.5	HC Commit Transfer (1044)—HcLSThreshold	
12.4.4	Root Hub Partition—MBAR + 0x1000	
12.4.4.1	HC Root Hub Descriptor A (1048)—HcRhDescriptorA	
12.4.4.2	HC Root Hub Descriptor B (104C)—HcRhDescriptorB	
12.4.4.3	HC Root Hub Status (1050)—HcRhStatus	
12.4.4.4	HC RH Port Status (1054)—Hc Rh Port Status [1: NDP]	
13.3	SmartComm DMA Registers—MBAR + 0x1200	
13.3.1	Task Bar (1200)—taskBar	
13.3.2	Current Pointer (1204)—currentPointer	
13.3.3	End Pointer (1208)—endPointer	13-5
13.3.4	Variable Pointer (120C)—variablePointer	
13.3.5	Interrupt Vector, PTD Control (1210)—IntVect1/2, PtdCntrl	13-5

13.3.6	Interrupt Pending (1214)—IntPend	13-6
13.3.7	Interrupt Mask (1218)—IntMask	
13.3.8	Task Control 0, 1 (121C)—TCR0, TCR1	13-7
13.3.9	Task Control 2, 3 (1220)—TCR2, TCR3	13-7
13.3.10	Task Control 4, 5 (1224)—TCR4, TCR5	13-7
13.3.11	Task Control 6, 7 (1228)—TCR6, TCR7	13-8
13.3.12	Task Control 8, 9 (122C)—TCR8, TCR9	13-8
13.3.13	Task Control A, B (1230)—TCRA, TCRB	13-9
13.3.14	Task Control C, D (1234)—TCRC, TCRD	13-9
13.3.15	Task Control E, F (1238)—TCRE, TCRF	13-9
13.3.16	Initiator Priority 0–3 (123C)—IPR0–3	
13.3.17	Initiator Priority 4–7 (1240)—IPR4–7	
13.3.18	Initiator Priority 8–11 (1244)—IPR8–11	
13.3.19	Initiator Priority 12–15 (1248)—IPR12–15	13-11
13.3.20	Initiator Priority 16–19 (124C)—IPR16–19	
13.3.21	Initiator Priority 20–23 (1250)—IPR20–23	
13.3.22	Initiator Priority 24–27 (1254)—IPR24–27	
13.3.23	Initiator Priority 28–31 (1258)—IPR28–31	
13.3.24	Reserved Register 1 (125C)—res 1	
13.3.25	Reserved Register 2 (1260)—res 2	
13.3.26	Reserved Register 3 (1264)—res 3	
13.3.27	Reserved Register 4 (1268)—res 4	
13.3.28	Reserved Register 5 (126C)—res 5	
13.3.29	Debug Module Comparator 1 (1270)—Value 1	
13.3.30	Debug Module Comparator 2 (1274)—Value 2	
13.3.31	Debug Modulator Control (1278)—Control	
13.3.32	Debug Module Status (127C)—Status	
13.5	SmartComm Timer Registers (SCTMR)—MBAR + 0x0400	13-17
13.7	Buffer Descriptor (BD) Registers—MBAR + 0x0400	
13.7.1	Receive BD Register (04xx)	13-18
13.7.1 13.7.2	Receive BD Register (04xx) Transmit BD Register (04xx)	13-18 13-20
13.7.1	Receive BD Register (04xx)	13-18 13-20
13.7.1 13.7.2	Receive BD Register (04xx) Transmit BD Register (04xx)	13-18 13-20 14-8
13.7.1 13.7.2 14.3.1.2.1	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000	13-1813-2014-814-8
13.7.1 13.7.2 14.3.1.2.1 14.4	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID	13-1813-2014-814-814-11
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT	13-1813-2014-814-814-1214-12
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK	13-1813-2014-814-1214-12
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK Ethernet Control (3024)—ECNTRL	13-1813-2014-814-1114-1214-1414-14
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4 14.5.5	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK Ethernet Control (3024)—ECNTRL MII Management Frame (3040)—MII_DATA	
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4 14.5.5 14.5.6	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK Ethernet Control (3024)—ECNTRL MII Management Frame (3040)—MII_DATA MII Speed Control (3044)—MII_SPEED	
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4 14.5.5 14.5.6 14.5.7	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK Ethernet Control (3024)—ECNTRL MII Management Frame (3040)—MII_DATA MII Speed Control (3044)—MII_SPEED MIB Control (3064)—MIB_CONTROL	
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4 14.5.5 14.5.6 14.5.7 14.5.8	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK Ethernet Control (3024)—ECNTRL MII Management Frame (3040)—MII_DATA MII Speed Control (3044)—MII_SPEED MIB Control (3064)—MIB_CONTROL Receive Control (3084)—R_CNTRL	
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4 14.5.5 14.5.6 14.5.7 14.5.8 14.5.9	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK Ethernet Control (3024)—ECNTRL MII Management Frame (3040)—MII_DATA MII Speed Control (3044)—MII_SPEED MIB Control (3064)—MIB_CONTROL Receive Control (3084)—R_CNTRL Hash (3088)—R_HASH	
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4 14.5.5 14.5.6 14.5.7 14.5.8 14.5.9 14.5.10	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK Ethernet Control (3024)—ECNTRL MII Management Frame (3040)—MII_DATA MII Speed Control (3044)—MII_SPEED MIB Control (3064)—MIB_CONTROL Receive Control (3084)—R_CNTRL Hash (3088)—R_HASH Rx Destination Address Low (309C)—R_DA_LOW	
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4 14.5.5 14.5.6 14.5.7 14.5.8 14.5.9 14.5.10 14.5.11	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK Ethernet Control (3024)—ECNTRL MII Management Frame (3040)—MII_DATA MII Speed Control (3044)—MII_SPEED MIB Control (3064)—MIB_CONTROL Receive Control (3084)—R_CNTRL Hash (3088)—R_HASH Rx Destination Address Low (309C)—R_DA_LOW Rx Destination Address High (30A0)—R_DA_HIGH	
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4 14.5.5 14.5.6 14.5.7 14.5.8 14.5.9 14.5.10 14.5.11	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set	
13.7.1 13.7.2 14.3.1.2.1 14.4 14.5 14.5.1 14.5.2 14.5.3 14.5.4 14.5.5 14.5.6 14.5.7 14.5.8 14.5.9 14.5.10 14.5.11	Receive BD Register (04xx) Transmit BD Register (04xx) MII Management Register Set FEC Memory Map and Registers FEC Registers—MBAR + 3000 FEC ID (3000)—FEC_ID Interrupt Event (3004)—IEVENT Interrupt Enable (3008)—IMASK Ethernet Control (3024)—ECNTRL MII Management Frame (3040)—MII_DATA MII Speed Control (3044)—MII_SPEED MIB Control (3064)—MIB_CONTROL Receive Control (3084)—R_CNTRL Hash (3088)—R_HASH Rx Destination Address Low (309C)—R_DA_LOW Rx Destination Address High (30A0)—R_DA_HIGH	





Physical Address High (30E8)—PADDR2	
Opcode / Pause Duration (30EC)—OP_PAUSE	14-26
Descriptor Individual Address 1 (3118)—IADDR1	14-27
Descriptor Group Address 1 (3120)—GADDR1	14-28
Tx FIFO Watermark (3144)—X_WMRK	14-29
PSC Registers—MBAR + 0x2000, 0x2400, 0x2800	15-4
• · · · · · · · · · · · · · · · · · · ·	
· · · · · · · · · · · · · · · · · · ·	
Auxiliary Control Register (2x10)—ACR[1, 2, 3]	15-17
Counter Timer Upper Register (2x18)—CTUR[1, 2, 3]	15-19
Counter Timer Lower Register (2x1C)—CTLR[1, 2, 3]	15-20
Interrupt Vector Register (2x30)—IVR[1, 2, 3]	15-20
Input Port (2x34)—IP[1, 2, 3]	15-21
Output Port 1 Bit Set (2x38)—OP1_[1, 2, 3]	15-21
, , , , , , , , , , , , , , , , , , , ,	
SIR Status Register (2004)—SR	16-4
	Physical Address High (30E8) — PADDR2

16.2.4	MIR / FIR Status Register (2C04)—SR	16-6
16.2.5	Clock-Select Register (2C04)—CSR	16-8
16.2.6	Rx Buffers (2C0C)—RB	16-8
16.2.7	Tx Buffers (2C0C)—TB	16-9
16.2.8	Input Port Change (2C10)—IPCR	16-9
16.2.9	Auxiliary Control (2C10)—ACR	
16.2.10	Interrupt Status (2C14)—ISR	16-11
16.2.11	Interrupt Mask (2C14)—IMR	16-12
16.2.12	Counter Timer Upper Bytes (2C18)—CTUR	16-13
16.2.13	Counter Timer Lower Bytes (2C1C)—CTLR	16-13
16.2.14	Interrupt Vector (2C30)—IVR	16-14
16.2.15	Input Port (2C34)—IP	16-14
16.2.16	Output Port Bit Set (2C38)—OP1	16-15
16.2.17	Output Port Bit Reset (2C3C)—OP0	
16.2.18	SCC / IrDA Control (2C40)—SICR	16-16
16.2.19	Infrared Control 1 (2C44)—IRCR1	16-16
16.2.20	Infrared Control 2 (2C48)—IRCR2	
16.2.21	Infrared Divide (2C4C)—IRSDR	16-18
16.2.22	Infrared MIR Divide (2C50)—IRMDR	16-19
16.2.23	Infrared FIR Divide (2C54)—IRFDR	16-20
16.2.24	Rx FIFO Number of Data (2C58)—RFNUM	
16.2.25	Tx FIFO Number of Data (2C5C)—TFNUM	16-21
16.2.26	Rx FIFO Data (2C60)—RFDATA	16-21
16.2.27	Rx FIFO Status (2C64)—RFSTAT	
16.2.28	Rx FIFO Control (2C68)—RFCNTL	16-22
16.2.29	Rx FIFO Alarm (2C6E)—RFALARM	
16.2.30	Rx FIFO Read Pointer (2C72)—RFRPTR	16-23
16.2.31	Rx FIFO Write Pointer (2C76)—RFWPTR	16-23
16.2.32	Rx FIFO Last Read Frame Pointer (2C7A)—RFLRFPTR	16-23
16.2.33	Rx FIFO Last Write Frame Pointer (2C7C)—RFLWFPTR	16-23
16.2.34	Tx FIFO Data (2C80)—TFDATA	
16.2.35	Tx FIFO Status (2C84)—TFSTAT	
16.2.36	Tx FIFO Control (2C88)—TFCNTL	
16.2.37	Tx FIFO Alarm (2C8E)—TFALARM	16-25
16.2.38	Tx FIFO Read Pointer (2C92)—TFRPTR	
16.2.39	Tx FIFO Write Pointer (2C96)—TFWPTR	
16.2.40	Tx FIFO Last Read Frame Pointer (2C9A)—TFLRFPTR	
16.2.41	Tx FIFO Last Write Frame PTR (2C9C)—TFLWFPTR	16-26
17.3	SPI Registers—MBAR + 0x0F00	
17.3.1	Control Register 1 (0F00)—SPICR1	
17.3.2	Control Register 2 (0F01)—SPICR2	
17.3.3	Baud Rate Register (0F04)—SPIBR	17-6
17.3.4	Status Register (0F05)—SPISR	
17.3.5	Data Register (0F09)—SPIDR	
17.3.6	Port Reduced Drive/Pull-up Select (0F0C)—SPIPURD	
17.3.7	Port Data Register (0F0D)—SPIPORT	17-9
17.3.8	Data Direction Register (0F90)—SPIDDR	17-10
18.3	I2C Interface Registers—MBAR + 0x3D00	
18.3.1	Address Register 0 (3D00, 3D40)—I2C[1, 2]	18-8



18.3.2	Frequency Divider Register 1 (3D04, 3D44)—I2C[1, 2]	
18.3.3	Control Register 2 (3D08, 3D48)—I2C[1, 2]	
18.3.4	Status Register 3 (3D0C, 3D4C)—I2C[1, 2]	
18.3.5	Data I / O Register 4 (3D10, 3D50)—I2C[1, 2]	18-13
18.3.6	Interrupt Control Register 8 (3D20)	18-14
19.4.1	IR Registers—MBAR + 0x0E00	19-3
19.4.1.1	Enable Control Register 0 (0E00)	19-4
19.4.1.2	Data Stream Control Register 1 (0E04)	19-5
19.4.1.3	Data Stream Format Register 2 (0E08)	19-6
19.4.1.4	Data Stream Format Register 3 (0E0C)	
19.4.1.6	Preamble Register 5 (0E14)	
19.4.1.7	Status Register 6 (0E18)	
19.4.1.8	Dataword Transmitted Register 7 (0E1C)	19-9
19.5.1	Remote IR Registers—MBAR + 0x0e00	
19.5.1.1	Enable Control Register 0 (0Exx)	19-11
19.5.1.2	Data Stream Control Register 1 (0Exx)	
19.5.1.3	Data Stream Format Register 2 (0Exx)	
19.5.1.4	Data Stream Format Register 3 (0Exx)	
19.5.1.5	Data Stream Format Register 4 (0Exx)	
19.5.1.6	Data Compare / Mask Register 5 (0Exx)	
19.5.1.7	Data Compare / Mask Register 6 (0Exx)	
19.5.1.8	Data Stream Format Register 7 (0Exx)	
19.5.1.9	Status Register 8 (0Exx)	
19.5.1.10	Dataword Received Register 9 (0Exx)	
20.3	MSCAN Registers—MBAR + 0900	
20.3.1	Control Register 0 (0900, 0980)—CAN[1, 2]CTL0	
20.3.2	Control Register 1 (0901, 0981)—CAN[1, 2]CTL1	
20.3.3	Bus Timing Register 0 (0904, 0984)—CAN[1, 2]BTR0	20-6
20.3.4	Bus Timing Register 1 (0905, 0985)—CAN[1, 2]BTR1	
20.3.5	Rx Flag (0908, 0988)—CAN[1, 2]RFLG	
20.3.6	Rx Interrupt Enable (0909, 0989)—CAN[1, 2]RIER	20-10
20.3.7	Tx Flag (090C, 098C)—CAN[1, 2]TFLG	
20.3.8	Tx Interrupt Enable (090D, 098D)—CAN[1, 2]TIER	
20.3.9	Tx Message Abort Request (0910, 0990)—CAN[1, 2]TARQ	
20.3.10	Tx Message Abort Ack (0911, 0991)—CAN[1, 2]TAAK	
20.3.11 20.3.12	Tx Buffer Select (0914, 0994)—CAN[1, 2]BSEL	
20.3.12	ID Acceptance Control (0915, 0995)—CAN[1, 2]IDAC Rx Error (091C, 099C)—CAN[1, 2]RXERR	20-13 20-1 <i>4</i>
20.3.13	Tx Error (091C, 099C)—CAN[1, 2]TXERR	
20.3.14	ID Acceptance (0920–09B5)—CAN[1, 2]IDAR[0–7]	
20.3.16	ID Mask (0928–09BD)—CAN[1, 2]IDMR[0-7]	20-15 20-16
20.3.17	Rx ID Register 0 (0940, 09C0)—CAN[1, 2]RXIDR0	20-17
20.3.18	Rx ID Register 1 (0941, 09C1)—CAN[1, 2]RXIDR1	
20.3.19	Rx ID Register 0 (0940, 09C0)—CAN[1, 2]RXIDR0	
20.3.20	Rx ID Register 1 (0941, 09C1)—CAN[1, 2]RXIDR1	
20.3.21	Rx ID Register 2 (0944, 09C4)—CAN[1, 2]RXIDR2	
20.3.22	Rx ID Register 3 (0945,09C5)—CAN[1, 2]RXIDR3	
20.3.23	Rx Data Segment (0948–09D5)—CAN[1, 2]RXDSR[0–7]	
20.3.25	Rx Time Stamp High (095C, 09DC)—CAN[1, 2]RXTIMH	
20.3.23	TX Time Stamp riight (0900, 0900)—CANT, ZIXXTIMIT	20-21





21 8 1 1	Device ID Register	21-11
20.3.35	Tx Data Length (0978, 09F8)—CAN[1, 2]TXDLR	20-26
20.3.34	Tx Data Segment (0968–09F5)—CAN[1, 2]TXDSR[0-7]	20-26
20.3.33	Tx ID Register 3 (0965, 09E5)—CAN[1, 2]TXIDR3	20-25
20.3.32	Tx ID Register 2 (0964, 09E4)—CAN[1, 2]TXIDR2	20-25
20.3.31	Tx ID Register 1 (0961, 09E1)—CAN[1, 2]TXIDR1	20-24
20.3.30	Tx ID Register 0 (0960, 09E0)—CAN[1, 2]TXIDR0	20-24
20.3.29	Tx Time Stamp Low (097D, 09FD)—CAN[1, 2]TXTIML	20-23
20.3.28	Tx Time Stamp High (097C, 09FC)—CAN[1, 2]TXTIMH	20-23
20.3.27	Tx Buffer Priority (0979, 09F9)—CAN[1, 2]TXTBPR	20-22
20.3.26	Rx Time Stamp Low (095D, 09DD)—CAN[1, 2]RXTIML	20-22





HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217 1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

http://www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002