
EVAL6480H and EVAL6482H: high power microstepping motor drivers

Introduction

The EVAL6480H and EVAL6482H are two demonstration boards based on L648x devices implementing a complete stepper motor driver for high power applications. They are designed to operate with a supply voltage ranging from 10.5 V to 85 V and mount eight STD25NF10 MOSFETs with a maximum current of 25 A_{r.m.s.}.

In combination with the STEVAL-PCC009V2 demonstration board and the SPINFamily evaluation tool, the boards provide a complete and easy to use evaluation environment allowing the user to investigate all the features of the L648x devices. Both the boards support the daisy chain configuration making them suitable for the evaluation of the devices in multi motor applications.

Contents

1	Boards description	5
1.1	EVAL6480H	5
1.2	EVAL6482H	14
2	Evaluation environment setup	23
3	Device configuration	24
3.1	Voltage mode driving (EVAL6480H)	24
3.2	Advanced current control (EVAL6482H)	25
3.3	Gate drivers	25
3.4	Overcurrent and stall detection thresholds	26
3.5	Speed profile	26
4	Sensing resistors of the EVAL6482H	27
5	How to change the supply configuration of the board	28
6	Daisy chaining	29
7	Revision history	30

List of tables

Table 1.	EVAL6480H - electrical specifications	5
Table 2.	EVAL6480H - jumper and connector description	6
Table 3.	EVAL6480H - master SPI connector pinout (J3)	6
Table 4.	EVAL6480H - slave SPI connector pinout (J4).	7
Table 5.	EVAL6480H - bill of material.	10
Table 6.	EVAL6482H - electrical specifications	14
Table 7.	EVAL6482H - jumper and connector description	15
Table 8.	EVAL6482H - master SPI connector pinout (J3)	15
Table 9.	EVAL6482H - slave SPI connector pinout (J4).	16
Table 10.	EVAL6482H - bill of material.	19
Table 11.	VCC supply configurations	28
Table 12.	VREG supply configurations.	28
Table 13.	VDD supply configurations	29
Table 14.	Document revision history	30

List of figures

Figure 1.	EVAL6480H - jumper and connector location.	5
Figure 2.	EVAL6480H - schematic part 1/2	8
Figure 3.	EVAL6480H - schematic part 2/2	9
Figure 4.	EVAL6480H - layout (top layer)	12
Figure 5.	EVAL6480H - layout (inner layer 2)	12
Figure 6.	EVAL6480H - layout (inner layer 3)	13
Figure 7.	EVAL6480H - layout (bottom layer)	13
Figure 8.	EVAL6482H - jumper and connector location.	14
Figure 9.	EVAL6482H - schematic part 1/2	17
Figure 10.	EVAL6482H - schematic part 2/2	18
Figure 11.	EVAL6482H - layout (top layer)	21
Figure 12.	EVAL6482H - layout (inner layer 2)	21
Figure 13.	EVAL6482H - layout (inner layer 3)	22
Figure 14.	EVAL6482H - layout (bottom layer)	22

1 Boards description

1.1 EVAL6480H

Table 1. EVAL6480H - electrical specifications

Parameter	Value
Supply voltage (VS)	10.5 to 85 V
Maximum output current (each phase)	25 A _{r.m.s.} at 25 °C ⁽¹⁾
External MOSFET R _{ds(ON)}	33 mΩ typical at 25 °C ⁽¹⁾
Gate driver supply voltage (VCC)	7.5 V to 15 V
Logic supply voltage	3.3 V
Logic interface supply voltage	3.3 V or 5 V
Low level logic inputs	0 V
High level logic input	VDD ⁽²⁾
Operating temperature	-25 °C to +125 °C

1. Refer to STD25F10 datasheet for details.
2. All logic inputs are 5 V tolerant.

Figure 1. EVAL6480H - jumper and connector location




Table 2. EVAL6480H - jumper and connector description

Name	Type	Function
J5	Power supply	Main supply voltage
J7	Power output	Power bridge A outputs
J8	Power output	Power bridge B outputs
J6	Power supply	Integrated voltage regulator inputs
J3	SPI	Master SPI connector
J4	SPI	Slave SPI connector
JP1	Jumper	VS to VSREG jumper
JP2	Jumper	VSREG to VCC jumper
JP3	Jumper	VCC to VCCREG jumper
JP4	Jumper	VCCREG to VREG jumper
JP5	Jumper	VREG to VDD jumper
JP6	Jumper	VDD to 3.3 V from SPI connector jump
JP7	Jumper	Daisy chain termination jumper
JP8	Jumper	STBY to VS pull-up jumper
TP8 (BUSY/SYNC)	Jumper	BUSY/SYNC output test point

Table 3. EVAL6480H - master SPI connector pinout (J3)

Pin number	Type	Description
1	Open drain output	L6480 BUSY output
2	Open drain output	L6480 FLAG output
3	Ground	Ground
4	Supply	EXT_VDD (can be used as external logic power supply)
5	Digital output	SPI master IN slave OUT signal (connected to the L6480 SDO output through daisy chain termination jumper JP7)
6	Digital input	SPI serial clock signal (connected to L6480 CK input)
7	Digital input	SPI master OUT slave IN signal (connected to L6480 SDI input)
8	Digital input	SPI slave select signal (connected to L6480 CS input)
9	Digital input	L6480 step-clock input
10	Digital input	L6480 standby/reset input

Table 4. EVAL6480H - slave SPI connector pinout (J4)

Pin number	Type	Description
1	Open drain output	L6480 BUSY output
2	Open drain output	L6480 FLAG output
3	Ground	Ground
4	Supply	EXT_VDD (can be used as external logic power supply)
5	Digital output	SPI master IN slave OUT signal (connected to pin 5 of J3)
6	Digital input	SPI serial clock signal (connected to L6480 CK input)
7	Digital input	SPI master OUT slave IN signal (connected to L6480 SDO output)
8	Digital input	SPI slave select signal (connected to L6480 CS input)
9	Digital input	L6480 step-clock input
10	Digital input	L6480 standby/reset input

Figure 2. EVAL6480H - schematic part 1/2



Figure 3. EVAL6480H - schematic part 2/2




Table 5. EVAL6480H - bill of material

Item	Quantity	Reference	Value	Package
1	9	VS, VREG, VDD, VCC, STCK, STBY, FLAG, BUSY, ADCIN	TPTH-RING-1MM (red)	TPTH-RING-1MM
2	2	C1,C7	470 nF/25 V	CAPC-0603
3	1	C2	220 nF/100 V	CAPC-0805
4	1	C3	100 nF/6.3 V	CAPC-0603
5	1	C4	100 nF/4 V	CAPC-0603
6	1	C5	22 μ F/6.3 V	CAPC-1206
7	1	C6	100 nF/25 V	CAPC-0603
8	1	C8	100 nF/100 V	CAPC-0603
9	1	C9	47 nF/100 V	CAPC-0805
10	2	C10, C13	10 nF/6.3 V	CAPC-0603
11	1	C11	220 μ F/100 V	CAPE-R18H17
12	1	C11A	220 μ F/100 V	CAPE-R16H21-P75
13	1	C12	100 pF/6.3 V	CAPC-0603
14	1	DL1	LED amber	LEDC-0805
15	1	DL2	LED red	LEDC-0805
16	1	D1	BAV99	SOT-23
17	1	D2	BZX585-B3V3	SOD523
18	1	D3	BZX585-B3V6	SOD523
19	1	GND	TPTH-RING-1MM (black)	TPTH-RING-1MM
20	5	JP1, JP3, JP5, JP7, JP8	Jumper CLOSED	JP2SO
21	3	JP2, JP4, JP6	Jumper OPEN	JP2SO
22	2	J1, J2	N. M.	STRIP254P-M-2
23	1	J3	Pol. IDC male header vertical 10 poles (black)	CON-FLAT-5X2-180M
24	1	J4	Pol. IDC male header vertical 10 poles (gray)	CON-FLAT-5X2-180M
25	3	J5, J7, J8	Screw connector 2 poles	MORSV-508-2P
26	1	J6	N. M.	STRIP254P-M-4
27	8	Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8	STD25NF10	DPAK
28	1	R1	100 Ω	RESC-0603
29	2	R2, R3	39 k Ω	RESC-0603
30	2	R4, R5	470 Ω	RESC-0603
31	2	R6, R7	100 k Ω / 0.125 W	RESC-0603

Table 5. EVAL6480H - bill of material (continued)

Item	Quantity	Reference	Value	Package
32	1	R8	33 k Ω / 0.125 W	TRIMM-100X50X110-64W
33	1	R9	N. M.	RESC-0603
34	1	U1	L6480	HTSSOP050P-660X110-38-EP

Figure 4. EVAL6480H - layout (top layer)




Figure 5. EVAL6480H - layout (inner layer 2)




Figure 6. EVAL6480H - layout (inner layer 3)





Figure 7. EVAL6480H - layout (bottom layer)



1.2 EVAL6482H

Table 6. EVAL6482H - electrical specifications

Parameter	Value
Supply voltage (VS)	10.5 to 85 V
Maximum output current (each phase)	6 A _{r.m.s.} at 25 °C ⁽¹⁾
External MOSFET R _{ds(ON)}	33 mΩ typical at 25 °C ⁽²⁾
Gate driver supply voltage (VCC)	7.5 V to 15 V
Logic supply voltage	3.3 V
Logic interface supply voltage	3.3 V or 5 V
Low level logic input	0 V
High level logic input	VDD ⁽³⁾
Operating temperature	-25 °C to +125 °C

1. Limited by the mounted sensing resistors.
2. Refer to STD25NF10 datasheet for details.
3. All logic inputs are 5 V tolerant.

Figure 8. EVAL6482H - jumper and connector location




Table 7. EVAL6482H - jumper and connector description

Name	Type	Function
J5	Power supply	Main supply voltage
J7	Power output	Power bridge A outputs
J8	Power output	Power bridge B outputs
J6	Power supply	Integrated voltage regulator inputs
J3	SPI	Master SPI connector
J4	SPI	Slave SPI connector
JP1	Jumper	VS to VSREG jumper
JP2	Jumper	VSREG to VCC jumper
JP3	Jumper	VCC to VCCREG jumper
JP4	Jumper	VCCREG to VREG jumper
JP5	Jumper	VREG to VDD jumper
JP6	Jumper	VDD to 3.3 V from SPI connector jumper
JP7	Jumper	Daisy chain termination jumper
JP8	Jumper	STBY to VS pull-up jumper

Table 8. EVAL6482H - master SPI connector pinout (J3)

Pin number	Type	Description
1	Open drain output	L6482 BUSY output
2	Open drain output	L6482 FLAG output
3	Ground	Ground
4	Supply	EXT_VDD (can be used as external logic power supply)
5	Digital output	SPI master IN slave OUT signal (connected to the L6482 SDO output through daisy chain termination jumper JP7)
6	Digital input	SPI serial clock signal (connected to L6482 CK input)
7	Digital input	SPI master OUT slave IN signal (connected to L6482 SDI input)
8	Digital input	SPI slave select signal (connected to L6482 CS input)
9	Digital input	L6482 step-clock input
10	Digital input	L6482 standby/reset input

Table 9. EVAL6482H - slave SPI connector pinout (J4)

Pin number	Type	Description
1	Open drain output	L6482 BUSY output
2	Open drain output	L6482 FLAG output
3	Ground	Ground
4	Supply	EXT_VDD (can be used as external logic power supply)
5	Digital output	SPI master IN slave OUT signal (connected to pin 5 of J3)
6	Digital input	SPI serial clock signal (connected to L6482 CK input)
7	Digital input	SPI master OUT slave IN signal (connected to L6482 SDO output)
8	Digital input	SPI slave select signal (connected to L6482 CS input)
9	Digital input	L6482 step-clock input
10	Digital input	L6482 standby/reset input

Figure 9. EVAL6482H - schematic part 1/2




Figure 10. EVAL6482H - schematic part 2/2




Table 10. EVAL6482H - bill of material

Item	Quantity	Reference	Value	Package
1	9	VS, VREG, VDD, VCC, STCK, STBY, FLAG, BUSY, ADCIN	TPTH-RING (red)	TPTH-RING-1MM
2	1	GND	TP-RING (black)	TPTH-RING-1MM
3	2	C1,C7	470 nF/25 V	CAPC-0603
4	3	C2, C14, C15	220 nF/100 V	CAPC-0805
5	1	C3	100 nF/6.3 V	CAPC-0603
6	1	C4	100 nF/4 V	CAPC-0603
7	1	C5	22 μ F/6.3 V	CAPC-1206
8	1	C6	100 nF/25 V	CAPC-0603
9	1	C8	100 nF/100 V	CAPC-0603
10	1	C9	47 nF/100 V	CAPC-0805
11	2	C10, C13	10 nF/6.3 V	CAPC-0603
12	1	C11	220 μ F/100 V	CAPE-S-R18H17
13	1	C11A	220 μ F/100 V	CAPE-R16H21-P75
14	1	C12	100 pF/6.3 V	CAPC-0603
15	1	DL1	LED amber	LEDC-0805
16	1	DL2	LED red	LEDC-0805
17	1	D1	BAV99	SOT-23
18	1	D2	BZX585-B3V3	SOD523
19	1	D3	BZX585-B3V6	SOD523
20	5	JP1, JP3, JP5, JP7, JP8	Jumper CLOSED	JP2SO
21	3	JP2, JP4, JP6	Jumper OPEN	JP2SO
22	2	J1, J2	N. M.	STRIP254P-M-2
23	1	J3	Pol. IDC male header vertical 10 poles (black)	CON-FLAT-5X2-180M
24	1	J4	Pol. IDC male header vertical 10 poles (gray)	CON-FLAT-5X2-180M
25	3	J5, J7, J8	Screw connector 2 poles	MORSV-508-2P
26	1	J6	N. M.	STRIP254P-M-4
27	8	Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8	STD25NF10	DPAK
28	1	R1	100 Ω	RESC-0603
29	2	R2, R3	39 k Ω	RESC-0603
30	2	R4, R5	470 Ω	RESC-0603
31	2	R6, R7	100 k Ω / 0.125 W	RESC-0603

Table 10. EVAL6482H - bill of material (continued)

Item	Quantity	Reference	Value	Package
32	1	R9	N. M.	RESC-0603
33	1	R17	50 k Ω / 0.125 W	TRIMM-100X50X110-64W
34	4	R18, R19, R20, R21	0.1 Ω / 2 W	RESC-2010
35	1	U1	L6482	HTSSOP050P-660X110-38-EP

Figure 11. EVAL6482H - layout (top layer)




Figure 12. EVAL6482H - layout (inner layer 2)




Figure 13. EVAL6482H - layout (inner layer 3)





Figure 14. EVAL6482H - layout (bottom layer)



2 Evaluation environment setup

The evaluation environment is composed by:

- One or more EVAL6480H or EVAL6482H device
- One STEVAL-PCC009V2 demonstration board
- A USB cable
- A stepper motor with a small mechanical load (unloaded stepper motors suffer of strong resonance issues)
- A power supply with an output voltage within the operative range of the evaluation board
- A PC with a Microsoft® Windows® 7 or Windows XP operating system and with a free USB port
- The SPINFamily evaluation tool (the last version can be downloaded from the STMicroelectronics® website).

In order to start using the evaluation environment the following steps are required:

1. Install the SPINFamily evaluation tool.
2. Start the SPINFamily evaluation tool (by default it is in Start menu > All programs > STMicroelectronics > SPINFamily Evaluation Tool).
3. Select the proper device when requested by the application.
4. Plug the STEVAL-PCC009V2 demonstration board to a free USB port.
5. Wait a few seconds for board initialization.
6. Connect the SPI_IN connector (black) of the demonstration board to the 10-pin connector of the STEVAL-PCC009V2 board using the provided cable.
For connecting more devices to the same board, please consult [Section 6: Daisy chaining on page 29](#).
7. Power up the demonstration boards. The FLAG LED should turn on.
8. Click on the button with the USB symbol to connect the STEVAL-PCC009V2 board to the PC and initialize the evaluation environment.
The application automatically identifies the number of demonstration boards connected.
9. The evaluation environment is ready.

Before start working with the demonstration board, the device must be configured according to the indications described in [Section 3: Device configuration](#).

Warning: Important - the device configuration is mandatory. The default configuration is not operative.

3 Device configuration

This section offers an overview of the basic configuration steps which are required for make the demonstration board operative. More details about the configuration of the gate driving circuitry and the control algorithms are available in the AN4354 “L648x devices: gate drivers setup”.

Warning: Important - the device configuration is mandatory. The default configuration is not operative.

Important - before changing the device configuration verify that the device is in high impedance status (power stage is disabled).

3.1 Voltage mode driving (EVAL6480H)

The configuration parameters of the voltage mode driving can be obtained through the BEMF compensation tool embedded in the SPINFamily software.

A wrong setup of these parameters could cause several issues, in particular:

- The phase current decreases with the speed and the motor will stall.
- The wrong voltage is applied to the motor and the system is very noisy.
- The phase current reaches the overcurrent limit.

The BEMF compensation form uses the application parameters as inputs in order to evaluate the proper device setup.

The required inputs are:

- Supply voltage.
- Target phase current (r.m.s. value) at different motion conditions (acceleration, deceleration, constant speed and holding).
- Target operating speed (maximum speed).
- Motor characteristics.

The motor characteristics are: electrical constant (K_e), phase inductance and resistance. The inductance and the resistance of the phase are given in the motor datasheet. The K_e is rarely given in the specification and must be measured.

In the help section of the SPINFamily software a step by step procedure is explained. The same procedure can also be found in the application note “AN4144: Voltage mode control operation and parameter optimization” on www.st.com.

Click on the “evaluate” button to get the suggested setup for the voltage mode driving. Then click on “write” button to copy the data into the registers of the L6480 device.

3.2 Advanced current control (EVAL6482H)

The following configuration gives good results with most of motors:

- Minimum ON time = 4 μ s.
- Minimum OFF time = 21 μ s.
- Max fast decay = 10 μ s.
- Max fast decay at step change = 16 μ s.
- Target switching time = 48 μ s.
- Predictive current control enabled.

The impact of the timing parameters are explained in the application note “AN4158: Peak current control with automatic decay adjustment and predictive current control: basics and setup” on www.st.com.

The target phase current is set through the TVAL registers. The TVAL determinates the reference voltage (i.e. the voltage drop on the sense resistors) corresponding to the peak of the current sine wave (microstepping operation):

Equation 1

$$I_{\text{peak}} = \text{TVAL_X} / R_{\text{sense}} = \text{TVAL_X} / 0.05$$

The sensing resistors can be changed as described in [Section 5: How to change the supply configuration of the board](#).

3.3 Gate drivers

The configuration of the gate driving circuitry depends on the external MOSFETs characteristics. The demonstration boards mount the STD25NF10 Power MOSFETs.

Warning: Important - a wrong gate driving setup may cause spurious overcurrent failures even if no load is connected to the power stage.

According to the STD25NF10 datasheet the total gate charge required to turn on the MOSFET is about 55 nC.

The charge supplied by the device at each commutation is equal to the gate current (I_{gate}) multiplied by the controlled current time (t_{cc}). With a gate current of 64 mA and a controller current time of 1000 ns, 64 nC are provided to the gate. The gate current can be changed in order to speed up or slow down the commutation speed (i.e. the slew rate of the power stage outputs); in this case the controlled current time should be changed accordingly.

The boards are designed to operate with a VCC voltage of 15 V, so the corresponding value for the integrated regulator should be set. The UVLO threshold should be 11 V.

At each commutation some voltage oscillations are generated. This noise could trigger the overcurrent protection. This event is avoided by adding a blanking time after each commutation.

A blanking time of 500 ns prevents the occurrence of spurious overcurrent detection in most operative conditions.

In conclusion the suggested configuration for the demonstration boards is following:

- VCC value = 15 V.
- UVLO threshold = 11 V (10 V on boot).
- Gate current = 64 mA.
- Controlled current time = 1 μ s.
- Dead time = 250 ns.
- Blanking time = 500 ns.
- Turn OFF boost time = disabled.

3.4 Overcurrent and stall detection thresholds

The overcurrent protection and the stall detection (EVAL6480H only) are implemented by measuring the drain-source voltage of the MOSFETs, hence their value is a voltage and not a current.

The protection thresholds are set according to the voltage drop caused by the target triggering current on the MOSFET R_{dsON} at the expected operating temperature (in fact this parameter increases with temperature).

During the preliminary stages of evaluation, the max. value of 1000 mV can be set for both protections. The default value of 281.25 mV has a good probability to trigger the overcurrent alarm.

Warning: Important - it is strongly discouraged to disable the overcurrent shutdown. It may result in critical failures.

3.5 Speed profile

The max. speed parameter is the maximum speed the motor will run. By default, it is about 1000 step/s. That means, if you send a command to run at 2000 step/s, the motor speed is limited at 1000 step/s.

This is an important safety feature in the final application, but not necessarily useful to evaluate the device performances. Setting the parameter to high values (e.g. 6000 step/s) allows evaluating the maximum speed which can be achieved by the application under test through the speed tracking command (Run), but it probably limits the possibility to use positioning commands (Move, GoTo, etc.).

The Full-step speed parameter indicates the speed at which the system switches from microstepping to full step operation.

In voltage mode driving devices (EVAL6480H), it is always recommended to operate in microstepping and not to switch to the full step. Hence, this parameter should be greater than the maximum speed.

4 Sensing resistors of the EVAL6482H

The output current range of the board is determined by the sensing resistors as indicated in [Equation 2](#) and [Equation 3](#):

Equation 2

$$I_{\text{peak,min}} = 7.8 \text{ mV} / R_{\text{sense}}$$

Equation 3

$$I_{\text{peak,max}} = 1 \text{ V} / R_{\text{sense}}$$

Where 7.8 mV and 1 V are the minimum and the maximum value of the TVAL registers.

However the actual output current is usually limited by the power rating of the sensing resistors:

Equation 4

$$I_{\text{out, limit}} = \sqrt{\frac{P_{\text{d,max}}}{R_{\text{sense}}}} \quad (\text{r.m.s. value})$$

Note: *The power rating of the sensing resistor determining the maximum output current is 50% of the nominal one.*

If the operative range resulting from the sensing resistors which are mounted on the board is not suitable for the application, it is possible to change these components in order to fit the requirements.

The sensing resistors should make the current control to operate with a peak reference voltage between 0.2 and 0.1 volts. This way the power dissipation on the sensing resistor is not excessive and the offset of the sensing circuitry does not affect the performance of the current control algorithm.

Equation 5

$$R_{\text{sense}} = 0.2 \text{ V} / I_{\text{peak}}$$

5 How to change the supply configuration of the board

The configuration of the supply voltages can be changed through the jumpers from J1 to J6 as listed in [Table 11](#), [Table 12](#) and [Table 13](#).

Table 11. VCC supply configurations

Configuration	JP1	JP2	VSREG range	Notes
Internally generated from V_S	Closed	Open	$V_{CC} + 3\text{ V} \div 85\text{ V}$	Default. V_{CC} value is determined by the internal regulator configuration.
Internally generated from a voltage source different from V_S	Open	Open	$V_{CC} + 3\text{ V} \div V_S$	V_{CC} value is determined by the internal regulator configuration. External protection diode could be required (see following text below table).
Externally supplied (equal to VSREG)	Open	Closed	$7.5\text{ V} \div 15\text{ V}$	External protection diode could be required (see following text below table).

Note: When the V_{CC} voltage of 7.5 V is used, the charge pump diodes should be replaced with low-drop ones (suggested part BAR43SFILM). Otherwise the resulting boot voltage could be lower than the respective UVLO threshold and the device is not operative.

When the VSREG pin is not shorted to the VS (JP1 is open) particular care must be taken in order to avoid that the VBOOT voltage falls below the VSREG one (e.g. VS is floating and VSREG is supplied). In this case the internal ESD diode is turned on and the device could be damaged.

Adding a low drop diode between the VSREG and VS protects the internal ESD diode from this event (the diodes of the charge pump must also be low drop type).

Table 12. VREG supply configurations

Configuration	JP3	JP4	VCCREG range	Notes
Internally generated from V_{CC}	Closed	Open	V_{CC}	Default.
Internally generated from a voltage source different from V_{CC}	Open	Open	$6.3\text{ V} \div V_{CC}$	External protection diode could be required (see following text below table).
Externally supplied (equal to VCCREG)	Open	Closed	3.3 V	External protection diode could be required (see following text below table).

When the VCCREG pin is not shorted to the VCC (JP3 is open) particular care must be taken in order to avoid that the VCC voltage falls below the VCCREG one. In this case the internal ESD diode is turned on and the device could be damaged.

Adding a low drop diode between the VCCREG and VCC protects the internal ESD diode from this event.

Table 13. VDD supply configurations

Configuration	JP5	JP6	VDD range	Notes
Supplied by VREG	Closed	Open	3.3 V	Default, 3.3 V logic.
Supplied by SPI connectors	Open	Closed	3.3 V or 5 V	3.3 V when connected to the STEVAL-PCC009V2
Supplied by VDD test point	Open	Open	3.3 V or 5 V	Must be 3.3 V if connected to the STEVAL-PCC009V2

6 Daisy chaining

More demonstration boards can be connected in daisy chain mode.

To drive two or more boards in daisy chain configuration:

1. Connect the STEVAL-PCC009V2 board 10-pin connector to the SPI_IN connector of the first demonstration board through the 10-pole flat cable.
2. Open the termination jumper (see [Section 1.1: EVAL6480H on page 5](#) and [Section 1.2: EVAL6482H on page 14](#)).
3. Connect the SPI_OUT connector of the first demonstration board to the SPI_IN of the next one through the 10-pole flat cable.
4. Repeat point 2 and 3 for all the others board of the chain but the last one.
5. Check the termination jumpers of the demonstration boards: all the jumpers but the last one should be opened.

Note: *Increasing the number of devices connected in chain could degrade SPI communication performances. If communication issues occur, try to reduce the SPI clock speed.*

7 Revision history

Table 14. Document revision history

Date	Revision	Changes
28-Nov-2013	1	Initial release.
08-Apr-2015	2	Updated Section : Introduction on page 1 (replaced “cSPIN™” and “cSPIN™ family” by “L648x”). Updated Figure 4: EVAL6480H - layout (top layer) on page 12 to Figure 7: EVAL6480H - layout (bottom layer) on page 13 (converted to greyscale). Removed Figure 11. EVAL6482H - layout (silkscreen) from page 20. Updated title of the AN4354 (replaced “cSPIN™ family” by “L648x devices:”) in Section 3: Device configuration on page 24 . Minor modifications throughout document.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved