

STM32F098CC/RC/VC Errata sheet

STM32F098CC/RC/VC device errata

Applicability

This document applies to the STM32F098CC/RC/VC devices and their variants shown in *Table 1*.

Section 1 gives a summary and Section 2 a description of device limitations and documentation errata, with respect to the device datasheet and reference manual RM0091.

Reference	Silicon revision codes	
Reference	Device marking ⁽¹⁾	REV_ID ⁽²⁾
STM32F098CC/RC/VC	А	0x1000

Table 1. Device variants

1. Refer to the device data sheet for how to identify this code on different types of package.

2. REV_ID[15:0] bit field of DBGMCU_IDCODE register. Refer to the reference manual.

Contents

1	Sumi	mary of	device errata		
2	Desc	Description of device errata			
	2.1	GPIO .			
		2.1.1	GPIOx locking mechanism not working properly for GPIOx_OTYPER register		
	2.2	DMA .			
		2.2.1	DMA disable failure and error flag omission upon simultaneous transfer error and global flag clear6		
		2.2.2	Byte and half-word accesses not supported7		
	2.3	ADC .			
		2.3.1	Overrun flag not set if EOC reset coincides with new conversion end7		
		2.3.2	ADEN bit cannot be set immediately after the ADC calibration7		
	2.4	TSC .			
		2.4.1	Inhibited acquisition in short transfer phase configuration		
	2.5	IWDG			
		2.5.1	RVU, PVU and WVU flags are not reset in STOP mode		
		2.5.2	RVU, PVU and WVU flags are not reset with low-frequency APB 8		
	2.6	RTC .			
		2.6.1	Spurious tamper detection when disabling the tamper channel 9		
		2.6.2	A tamper event preceding the tamper detect enable not detected $\ \ldots 9$		
		2.6.3	RTC calendar registers are not locked properly9		
		2.6.4	RTC interrupt can be masked by another RTC interrupt		
	2.7	I2C			
		2.7.1	Wrong data sampling when data setup time (t _{SU;DAT}) is shorter than one I2C kernel clock period11		
		2.7.2	Spurious bus error detection in master mode		
		2.7.3	Wrong behavior in Stop mode when wakeup from Stop mode is disabled in I2C12		
		2.7.4	10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave		
		2.7.5	Last-received byte loss in reload mode		
		2.7.6	Spurious master transfer upon own slave address match		
	2.8	USART			
		2.8.1	Non-compliant sampling for NACK signal from smartcard		



	2.8.2	Break request preventing TC flag from being set
	2.8.3	RTS is active while RE = 0 or UE = 0
	2.8.4	Receiver timeout counter wrong start in two-stop-bit configuration 16
	2.8.5	Last byte written in TDR might not be transmitted if TE is cleared just after writing in TDR
2.9	SPI/I2S	
	2.9.1	BSY bit may stay high when SPI is disabled
	2.9.2	BSY bit may stay high at the end of data transfer in slave mode 17
	2.9.3	CRC error in SPI slave mode if internal NSS changes before CRC transfer
	2.9.4	In I ² S slave mode, enabling I2S while WS is active causes desynchronization
2.10	BxCAN	
	2.10.1	BxCAN time-triggered communication mode not supported
2.11	HDMI-C	EC
	2.11.1	Transmission blocked when transmitted start bit is corrupted
	2.11.2	Missed CEC messages in normal receiving mode
Revis	ion hist	ory



3

Summary of device errata 1

The following table gives a quick reference to all documented device limitations of STM32F098CC/RC/VC and their status:

- A = workaround available
- N = no workaround available
- P = partial workaround available

Applicability of a workaround may depend on specific conditions of target application. Adoption of a workaround may cause restrictions to target application. Workaround for a limitation is deemed partial if it only reduces the rate of occurrence and/or consequences of the limitation, or if it is fully effective for only a subset of instances on the device or in only a subset of operating modes, of the function concerned.

Function Section		Limitation	
DMA	2.2.1	DMA disable failure and error flag omission upon simultaneous transfer error and global flag clear	A
ADC	2.3.1	Overrun flag not set if EOC reset coincides with new conversion end	А
ADC	2.3.2	ADEN bit cannot be set immediately after the ADC calibration	А
TSC	2.4.1	Inhibited acquisition in short transfer phase configuration	Р
114/200	2.5.1	RVU, PVU and WVU flags are not reset in STOP mode	А
IWDG	2.5.2	RVU, PVU and WVU flags are not reset with low-frequency APB	Ν
	2.6.1	Spurious tamper detection when disabling the tamper channel	Р
RTC	2.6.2	A tamper event preceding the tamper detect enable not detected	А
RIC	2.6.3	RTC calendar registers are not locked properly	А
	2.6.4	RTC interrupt can be masked by another RTC interrupt	А
	2.7.1	Wrong data sampling when data setup time ($t_{SU;DAT}$) is shorter than one I2C kernel clock period	Р
	2.7.2	Spurious bus error detection in master mode	А
12C	2.7.4	10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave	А
	2.7.5	Last-received byte loss in reload mode	А
	2.7.6	Spurious master transfer upon own slave address match	А
	2.8.1	Non-compliant sampling for NACK signal from smartcard	Ν
USART	2.8.2	Break request preventing TC flag from being set	А
	2.8.3	RTS is active while RE = 0 or UE = 0	А

Table 2. Summary of device limitations



		Limitation	
Function	Section		
	2.8.4	Receiver timeout counter wrong start in two-stop-bit configuration	А
USART	2.8.5	Last byte written in TDR might not be transmitted if TE is cleared just after writing in TDR	A
SPI/I2S	2.9.1	BSY bit may stay high when SPI is disabled	А
	2.9.2	BSY bit may stay high at the end of data transfer in slave mode	А
	2.9.3	CRC error in SPI slave mode if internal NSS changes before CRC transfer	A
	2.9.4	In I ² S slave mode, enabling I2S while WS is active causes desynchronization	Р
BxCAN	2.10.1	BxCAN time-triggered communication mode not supported	
HDMI-CEC	2.11.1	Transmission blocked when transmitted start bit is corrupted	Р
HDIVII-CEC	2.11.2	Missed CEC messages in normal receiving mode	Α

Table 2. Summary of device limitations (continued)

The following table gives a quick reference to the device documentation errata.

Function	Section Documentation erratum	
DMA	A 2.2.2 Byte and half-word accesses not supported	
12C	2.7.3	Wrong behavior in Stop mode when wakeup from Stop mode is disabled in I2C

Table 3. Summary of documentation errata



2 Description of device errata

The following sections describe limitations of the applicable devices with $\operatorname{Arm}^{\mathbb{R}(a)}$ core and provide workarounds if available. They are grouped by device functions.

arm

2.1 GPIO

2.1.1 GPIOx locking mechanism not working properly for GPIOx_OTYPER register

Description

Locking of GPIOx_OTYPER[i] with i = 15..8 depends from setting of GPIOx_LCKR[i-8] and not from GPIOx_LCKR[i]. GPIOx_LCKR[i-8] is locking GPIOx_OTYPER[i] together with GPIOx_OTYPER[i-8]. It is not possible to lock GPIOx_OTYPER[i] with i = 15...8, without locking also GPIOx_OTYPER[i-8].

Workaround

The only way to lock GPIOx_OTYPER[i] with i=15..8 is to lock also GPIOx_OTYPER[i-8].

2.2 DMA

2.2.1 DMA disable failure and error flag omission upon simultaneous transfer error and global flag clear

Description

Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx flags are raised and the channel x is normally automatically disabled. However, if in the same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the _IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.

This issue does not occur with ST's HAL software that does not use and clear the GIFx flag, but uses and clears the HTIFx, TCIFx, and TEIFx specific event flags instead.

Workaround

The only way to lock GPIOx_OTYPER[i] with i=15..8 is to lock also GPIOx_OTYPER[i-8].

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



2.2.2 Byte and half-word accesses not supported

Description

Some reference manual revisions may wrongly state that the DMA registers are byte- and half-word-accessible. Instead, the DMA registers must always be accessed through aligned 32-bit words. Byte or half-word write accesses cause an erroneous behaviour.

ST's low-level driver and HAL software only use aligned 32-bit accesses to the DMA registers.

This is a description inaccuracy issue rather than a product limitation.

Workaround

No application workaround is required.

2.3 ADC

2.3.1 Overrun flag not set if EOC reset coincides with new conversion end

Description

If the EOC flag is cleared by ADC_DR register read operation or by software during the same APB cycle in which the data from a new conversion are written in the ADC_DR register, the overrun event duly occurs (which results in the loss of either current or new data) but the overrun flag (OVR) may stay low.

Workaround

Clear the EOC flag through ADC_DR register read operation or by software within less than one ADC conversion cycle period from the last conversion cycle end, so as to avoid the coincidence with the new conversion cycle end.

2.3.2 ADEN bit cannot be set immediately after the ADC calibration

Description

At the end of the ADC calibration, an internal reset of ADEN bit occurs four ADC clock cycles after the ADCAL bit is cleared by hardware. As a consequence, if the ADEN bit is set within those four ADC clock cycles, it is reset shortly after by the calibration logic and the ADC remains disabled.

Workaround

- 1. Keep setting the ADEN bit until the ADRDY flag goes high.
- 2. After the ADCAL is cleared, wait for a minimum of four ADC clock cycles before setting the ADEN bit.



2.4 TSC

2.4.1 Inhibited acquisition in short transfer phase configuration

Description

The GPIO input buffer is masked outside the transfer window time and then sampled twice before being checked for the acquisition. This check is performed on the last touch sensing clock cycle of the charge transfer phase. When the charge transfer duration is less than three clock cycles, the acquisition is inhibited.

Workaround

Do not use the following TSC control register configurations:

- PGPSC[2:0] bits set to 000 and CTPL[3:0] bits set to 0000 or 0001 in TSC_CR register
- PGPSC[2:0] bits set to 001 and bits CTPL[3:0] set to 0000 in TSC_CR register

2.5 IWDG

2.5.1 RVU, PVU and WVU flags are not reset in STOP mode

Description

The RVU, PVU and WVU flags of the IWDG_SR register are set by hardware after a write access to the IWDG_RLR and the IWDG_PR registers, respectively. If the Stop mode is entered immediately after the write access, the RVU,PVU and WVU flags are not reset by hardware. Before performing a second write operation to the IWDG_RLR or the IWDG_PR register, the application software must wait for the RVU, PVU and WVU flags to be reset. However, since the RVU/PVU/WPU bit is not reset after exiting the Stop mode, the software goes into an infinite loop and the independent watchdog (IWDG) generates a reset after the programmed timeout period.

Workaround

Wait until the RVU, PVU and WVU flags of the IWDG_SR register are reset, before entering the Stop mode.

2.5.2 RVU, PVU and WVU flags are not reset with low-frequency APB

Description

The RVU, PVU and WVU flags of the IWDG_SR register are set by hardware after a write access to the IWDG_RLR and the IWDG_PR registers, respectively. If the APB clock frequency is two times slower than the IWDG clock frequency, the RVU, PVU and WVU flags will never be reset by hardware.

Workaround

None



2.6 RTC

2.6.1 Spurious tamper detection when disabling the tamper channel

Description

If the tamper detection is configured for detecting on the falling edge event (TAMPFLT = 00 and TAMPxTRG = 1) and if the tamper event detection is disabled when the tamper pin is at high level, a false tamper event is detected, which may result in the erasure of backup registers.

Workaround

The false detection of tamper event cannot be avoided. The erasure of the backup registers can be avoided by setting the TAMPxNOERASE bit before clearing the TAMPxE bit, in two separate RTC_TAMPCR write accesses.

2.6.2 A tamper event preceding the tamper detect enable not detected

Description

When the tamper detect is enabled, set in edge detection mode (TAMPFLT[1:0]=00), and

- set to active rising edge (TAMPxTRG=0): if the tamper input is already high (tamper event already occurred) at the moment of enabling the tamper detection, the tamper event may not be detected. The probability of detection increases with the APB frequency.
- set to active falling edge (TAMPxTRG=1): if the tamper input is already low (tamper event already occurred) at the moment of enabling the tamper detection, the tamper event is not detected.

Workaround

The I/O state should be checked by software in the GPIO registers, after enabling the tamper detection and before writing sensitive values in the backup registers, in order to ensure that no active edge occurred before enabling the tamper event detection.

2.6.3 RTC calendar registers are not locked properly

Description

When reading the calendar registers with BYPSHAD = 0, the RTC_TR and RTC_DR registers may not be locked after reading the RTC_SSR register. This happens if the read operation is initiated one APB clock period before the shadow registers are updated. This can result in a non-consistency of the three registers. Similarly, the RTC_DR register can be updated after reading the RTC_TR register instead of being locked.

Workaround

Apply one of the following measures:

- use BYPSHAD = 1 mode (bypass shadow registers), or
- if BYPSHAD = 0, read SSR again after reading SSR/TR/DR to confirm that SSR is still the same, otherwise read the values again.



2.6.4 RTC interrupt can be masked by another RTC interrupt

Description


One RTC interrupt can mask another RTC interrupt if both share the same EXTI configurable line, such as the RTC Alarm A and Alarm B, of which the event flags are OR-ed to the same EXTI line (refer to the **EXTI line connections** table in the **Extended interrupt and event controller (EXTI)** section of the reference manual).

The following code example and figure illustrate the failure mechanism: The Alarm A event is lost (fails to generate interrupt) as it occurs in the failure window, that is, after checking the Alarm A event flag but before the effective clear of the EXTI interrupt flag by hardware. The effective clear of the EXTI interrupt flag is delayed with respect to the software instruction to clear it.

Alarm interrupt service routine:

```
void RTC_Alarm_IRQHandler(void)
{
    CLEAR_ALARM_EXTI(); /* Clear the EXTI line flag for RTC alarms*/
    If(ALRAF) /* Check if Alarm A triggered ISR */
    {
        CLEAR_FLAG(ALRAF); /* Clear the Alarm A interrupt pending bit */
        PROCESS_AlarmAEvent(); /* Process Alarm A event */
    }
    If(ALRBF) /* Check if Alarm B triggered ISR */
    {
        CLEAR_FLAG(ALRBF); /* Clear the Alarm B interrupt pending bit */
        PROCESS_AlarmBEvent(); /* Process Alarm B event */
    }
}
```







{

Workaround

In the interrupt service routine, apply three consecutive event flag ckecks - source one, source two, and source one again, as in the following code example:

```
void RTC_Alarm_IRQHandler(void)
```

```
CLEAR_ALARM_EXTI(); /* Clear the EXTI's line Flag for RTC Alarm */
If(ALRAF) /* Check if AlarmA triggered ISR */
{
  CLEAR_FLAG(ALRAF); /* Clear the AlarmA interrupt pending bit */
  PROCESS_AlarmAEvent(); /* Process AlarmA Event */
}
If(ALRBF) /* Check if AlarmB triggered ISR */
{
  CLEAR_FLAG(ALRBF); /* Clear the AlarmB interrupt pending bit */
  PROCESS_AlarmBEvent(); /* Process AlarmB Event */
}
If (ALRAF) /* Check if AlarmA triggered ISR */
{
  CLEAR_FLAG(ALRAF); /* Clear the AlarmA interrupt pending bit */
  PROCESS_AlarmAEvent(); /* Process AlarmA Event */
}
```

2.7 I2C

}

2.7.1 Wrong data sampling when data setup time (t_{SU;DAT}) is shorter than one I2C kernel clock period

Description

The I²C-bus specification and user manual specify a minimum data setup time (t_{SU:DAT}) as:

- 250 ns in Standard mode
- 100 ns in Fast mode
- 50 ns in Fast mode Plus

The MCU does not correctly sample the I²C-bus SDA line when $t_{SU;DAT}$ is smaller than one I2C kernel clock (I²C-bus peripheral clock) period: the previous SDA value is sampled instead of the current one. This can result in a wrong receipt of slave address, data byte, or acknowledge bit.

Workaround

Increase the I2C kernel clock frequency to get I2C kernel clock period within the transmitter minimum data setup time. Alternatively, increase transmitter's minimum data setup time. If



the transmitter setup time minimum value corresponds to the minimum value provided in the I²C-bus standard, the minimum I2CCLK frequencies are as follows:

- In Standard mode, if the transmitter minimum setup time is 250 ns, the I2CCLK frequency must be at least 4 MHz.
- In Fast mode, if the transmitter minimum setup time is 100 ns, the I2CCLK frequency must be at least 10 MHz.
- In Fast-mode Plus, if the transmitter minimum setup time is 50 ns, the I2CCLK frequency must be at least 20 MHz.

2.7.2 Spurious bus error detection in master mode

Description

In master mode, a bus error can be detected spuriously, with the consequence of setting the BERR flag of the I2C_SR register and generating bus error interrupt if such interrupt is enabled. Detection of bus error has no effect on the I²C-bus transfer in master mode and any such transfer continues normally.

Workaround

If a bus error interrupt is generated in master mode, the BERR flag must be cleared by software. No other action is required and the ongoing transfer can be handled normally.

2.7.3 Wrong behavior in Stop mode when wakeup from Stop mode is disabled in I2C

Description

If the wakeup from Stop mode by I2C is disabled (WUPEN = 0), the correct use of the I2C peripheral is to disable it (PE = 0) before entering Stop mode, and re-enable it when back in Run mode.

Some reference manual revisions may omit this information.

Failure to respect the above while the MCU operating as slave or as master in multi-master topology enters Stop mode during a transfer ongoing on the I²C-bus may lead to the following:

- 1. BUSY flag is wrongly set when the MCU exits Stop mode. This prevents from initiating a transfer in master mode, as the START condition cannot be sent when BUSY is set.
- If clock stretching is enabled (NOSTRETCH = 0), the SCL line is pulled low by I2C and the transfer stalled as long as the MCU remains in Stop mode. The occurrence of such condition depends on the timing configuration, peripheral clock frequency, and I²C-bus frequency.

This is a description inaccuracy issue rather than a product limitation.

Workaround

No application workaround is required.



2.7.4 10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave

Description

An I²C-bus master generates STOP condition upon non-acknowledge of I²C address that it sends. This applies to 7-bit address as well as to each byte of 10-bit address.

When the MCU set as I^2 C-bus master transmits a 10-bit address of which the first byte (5-bit header + 2 MSBs of the address + direction bit) is not acknowledged, the MCU duly generates STOP condition but it then cannot start any new I^2 C-bus transfer. In this spurious state, the NACKF flag of the I2C_ISR register and the START bit of the I2C_CR2 register are both set, while the START bit should normally be cleared.

Workaround

In 10-bit-address master mode, if both NACKF flag and START bit get simultaneously set, proceed as follows:

- 1. Wait for the STOP condition detection (STOPF = 1 in I2C_ISR register).
- 2. Disable the I2C peripheral.
- 3. Wait for a minimum of three APB cycles.
- 4. Enable the I2C peripheral again.

2.7.5 Last-received byte loss in reload mode

Description

If in master receiver mode or slave receive mode with SBC = 1 the following conditions are all met:

- I²C-bus stretching is enabled (NOSTRETCH = 0)
- RELOAD bit of the I2C_CR2 register is set
- NBYTES bitfield of the I2C_CR2 register is set to N greater than 1
- byte N is received on the I²C-bus, raising the TCR flag
- N 1 byte is not yet read out from the data register at the instant TCR is raised,

then the SCL line is pulled low (I^2 C-bus clock stretching) and the transfer of the byte N from the shift register to the data register inhibited until the byte N-1 is read and NBYTES bitfield reloaded with a new value, the latter of which also clears the TCR flag. As a consequence, the software cannot get the byte N and use its content before setting the new value into the NBYTES field.

For I2C instances with independent clock, the last-received data is definitively lost (never transferred from the shift register to the data register) if the data N - 1 is read within four APB clock cycles preceding the receipt of the last data bit of byte N and thus the TCR flag raising. Refer to the product reference manual or datasheet for the I2C implementation table.



Workaround

- In slave mode with SBC = 1, use the reload mode with NBYTES = 1.
- In master receiver mode, if the number of bytes to transfer is greater than 255 bytes, do not use the reload mode. Instead, split the transfer into sections not exceeding 255 bytes and separate them with repeated START conditions.
- Make sure, for example through the use of DMA, that the byte N 1 is always read before the TCR flag is raised. Specifically for I2C instances with independent clock, make sure that it is always read earlier than four APB clock cycles before the receipt of the last data bit of byte N and thus the TCR flag raising.

The last workaround in the list must be evaluated carefully for each application as the timing depends on factors such as the bus speed, interrupt management, software processing latencies, and DMA channel priority.

2.7.6 Spurious master transfer upon own slave address match

Description

When the device is configured to operate at the same time as master and slave (in a multi-master l^2 C-bus application), a spurious master transfer may occur under the following condition:

- Another master on the bus is in process of sending the slave address of the device (the bus is busy).
- The device initiates a master transfer by writing the I2C_CR2 register with its START bit set before the slave address match event (the ADDR flag set in the I2C_ISR register) occurs.
- After the ADDR flag is set:
 - the device does not write I2C_CR2 before clearing the ADDR flag, or
 - the device writes I2C_CR2 earlier than three I2C kernel clock cycles before clearing the ADDR flag

In these circumstances, even though the START bit is automatically cleared by the circuitry handling the ADDR flag, the device spuriously proceeds to the master transfer as soon as the bus becomes free. The transfer configuration depends on the content of the I2C_CR2 register when the master transfer starts. Moreover, if the I2C_CR2 is written less than three kernel clocks before the ADDR flag is cleared, the I2C peripheral may fall into an unpredictable state.

Workaround

Upon the address match event (ADDR flag set), apply the following sequence.

Normal mode (SBC = 0):

- 1. Set the ADDRCF bit.
- 2. Before Stop condition occurs on the bus, write I2C_CR2 with the START bit low.

Slave byte control mode (SBC = 1):

- 1. Write I2C_CR2 with the slave transfer configuration and the START bit low.
- 2. Wait for longer than three I2C kernel clock cycles.
- 3. Set the ADDRCF bit.
- 4. Before Stop condition occurs on the bus, write I2C_CR2 again with its current value.



The time for the software application to write the I2C_CR2 register before the Stop condition is limited, as the clock stretching (if enabled), is aborted when clearing the ADDR flag.

Polling the BUSY flag before requesting the master transfer is not a reliable workaround as the bus may become busy between the BUSY flag check and the write into the I2C_CR2 register with the START bit set.

2.8 USART

2.8.1 Non-compliant sampling for NACK signal from smartcard

Description

According to ISO/IEC 7816-3 standard, when a character parity error is detected, the receiver must assert a NACK signal, by pulling the transmit line low for one ETU period, at 10.3 to 10.7 ETU after the character START bit falling edge. The transmitter is expected to sample the line for NACK (for low level) from 10.8 to 11.2 ETU after the character START bit falling edge.

Instead, the USART peripheral in Smartcard mode samples the transmit line for NACK from 10.3 to 10.7 ETU after the character START bit falling edge. This is unlikely to cause issues with receivers (smartcards) that respect the ISO/IEC 7816-3 standard. However, it may cause issues with respect to certification.

Workaround

None.

2.8.2 Break request preventing TC flag from being set

Description

After the end of transmission of data (D1), the transmission complete (TC) flag is not set when the following condition is met:

- CTS hardware flow control is enabled
- D1 transmission is in progress
- a break transfer is requested before the end of D1 transfer
- nCTS is de-asserted before the end of D1 transfer

As a consequence, an application relying on the TC flag fails to detect the end of data transfer.

Workaround

In the application, only allow break request after the TC flag is set.

2.8.3 RTS is active while RE = 0 or UE = 0

Description

The RTS line is driven low as soon as RTSE bit is set, even if the USART is disabled (UE = 0) or the receiver is disabled (RE = 0), that is, not ready to receive data.



ES0283 Rev 3

Workaround

Upon setting the UE and RE bits, configure the I/O used for RTS into alternate function.

2.8.4 Receiver timeout counter wrong start in two-stop-bit configuration

Description

In two-stop-bit configuration, the receiver timeout counter starts counting from the end of the second stop bit of the last character instead of starting from the end of the first stop bit.

Workaround

Subtract one bit duration from the value in the RTO bitfield of the USARTx_RTOR register.

2.8.5 Last byte written in TDR might not be transmitted if TE is cleared just after writing in TDR

Description

If the USART clock source is slow (for example LSE) and TE bit is cleared immediately after the last write to TDR, the last byte will probably not be transmitted.

Workarounds

- 1. Wait until TXE flag is set before clearing TE bit
- 2. Wait until TC flag is set before clearing TE bit

2.9 SPI/I2S

2.9.1 BSY bit may stay high when SPI is disabled

Description

The BSY flag may remain high upon disabling the SPI while operating in:

- master transmit mode and the TXE flag is low (data register full).
- master receive-only mode (simplex receive or half-duplex bidirectional receive phase) and an SCK strobing edge has not occurred since the transition of the RXNE flag from low to high.
- slave mode and NSS signal is removed during the communication.

Workaround

When the SPI operates in:

- master transmit mode, disable the SPI when TXE = 1 and BSY = 0.
- master receive-only mode, ignore the BSY flag.
- slave mode, do not remove the NSS signal during the communication.

2.9.2 BSY bit may stay high at the end of data transfer in slave mode

Description

BSY flag may sporadically remain high at the end of a data transfer in slave mode. This occurs upon coincidence of internal CPU clock and external SCK clock provided by master.

In such an event, if the software only relies on BSY flag to detect the end of SPI slave data transaction (for example to enter low-power mode or to change data line direction in half-duplex bidirectional mode), the detection fails.

As a conclusion, the BSY flag is unreliable for detecting the end of data transactions.

Workaround

Depending on SPI operating mode, use the following means for detecting the end of transaction:

- When NSS hardware management is applied and NSS signal is provided by master, use NSS flag.
- In SPI receiving mode, use the corresponding RXNE event flag.
- In SPI transmit-only mode, use the BSY flag in conjunction with a timeout expiry event. Set the timeout such as to exceed the expected duration of the last data frame and start it upon TXE event that occurs with the second bit of the last data frame. The end of the transaction corresponds to either the BSY flag becoming low or the timeout expiry, whichever happens first.

Prefer one of the first two measures to the third as they are simpler and less constraining.

Alternatively, apply the following sequence to ensure reliable operation of the BSY flag in SPI transmit mode:

- 1. Write last data to data register
- 2. Poll the TXE flag until it becomes high, which occurs with the second bit of the data frame transfer
- 3. Disable SPI by clearing the SPE bit mandatorily before the end of the frame transfer
- 4. Poll the BSY bit until it becomes low, which signals the end of transfer
- Note: The alternative method can only be used with relatively fast CPU speeds versus relatively slow SPI clocks or/and long last data frames. The faster is the software execution, the shorter can be the duration of the last data frame.

2.9.3 CRC error in SPI slave mode if internal NSS changes before CRC transfer

Description

When the device is configured as SPI slave, the transition of the internal NSS signal after the CRCNEXT flag is set may result in wrong CRC value computed by the device and, as a consequence, in a CRC error. As a consequence, the NSS pulse mode cannot be used along with the CRC function.



Workaround

Prevent the internal NSS signal from changing in the critical period, by configuring the device to software NSS control, if the SPI master pulses the NSS (for example in NSS pulse mode).

2.9.4 In I²S slave mode, enabling I2S while WS is active causes desynchronization

Description

In I²S slave mode, the WS signal level is used to start the communication. If the I2S peripheral is enabled while the WS line is active (low for I²S protocol, high for LSB- or MSB-justified mode), and if the master is already sending the clock, the I2S peripheral (slave) starts communicating data from the instant of its enable, which causes desynchronization between the master and the slave throughout the whole communication.

Workaround

Enable I2S peripheral while the WS line is at:

- high level, for I²S protocol.
- low level, for LSB- or MSB-justified mode.

2.10 BxCAN

2.10.1 BxCAN time-triggered communication mode not supported

Description

The time-triggered communication mode is not supported. As a consequence, timestamp values are not available. The TTCM bit in the CAN_MCR register must be kept at 0 (time-triggered communication mode disabled).

Workaround

None

2.11 HDMI-CEC

2.11.1 Transmission blocked when transmitted start bit is corrupted

Description

When the HDMI-CEC communication start bit transmitted by the device is corrupted by another device on the CEC line, the CEC transmission is stalled.

This failure is unlikely to happen as the CEC start bit corruption by another device can only occur if that device does not respect the CEC communication protocol.


The start bit timing standard tolerances are shown in *Figure 2*. The start bit is initiated by the device by driving the CEC line low (reference point). After 3.7 ms, the device releases the




CEC line and starts checking its level. The following conditions must be met for the start bit to be valid:

- the CEC line goes high no later than 3.9 ms (4.05 ms with extended tolerance) from the reference point
- a falling edge on the CEC line does not occur earlier than 4.3 ms (4.15 ms with extended tolerance) from the reference point

If one of these conditions is not met, the transmission is aborted and never automatically retried. No error flag is set and the TXSOM (Tx Start Of Message) bit is not cleared.





Workaround

The only way to detect this error is for the application software to start a timeout when setting the TXSOM bit, restart it upon ARBLST or any RX event (as the transmission can be delayed by interleaved reception), and stop it upon TXBR (proof that the start bit was transmitted successfully) or TXEND event, or upon any TX error (which clears TXSOM). If the timeout expires (because none of those events occurred), the application software must restart the HDMI-CEC peripheral and retransmit the message.

2.11.2 Missed CEC messages in normal receiving mode

Description

In normal receiving mode, any CEC message with destination address different from the own address should normally be ignored and have no effect to the CEC peripheral. Instead, such a message is unduly written into the reception buffer and sets the CEC peripheral to a state in which any subsequent message with the destination address equal to the own address is rejected (NACK), although it sets RXOVR flag (because the reception buffer is considered full) and generates (if enabled) an interrupt. This failure can only occur in a multi-node CEC framework where messages with addresses other than own address can appear on the CEC line.

The listen mode operates correctly.

Workaround

Use listen mode (set LSTEN bit) instead of normal receiving mode. Discard messages to single listeners with destination address different from the own address of the HDMI-CEC peripheral.



3 Revision history

Date	Revision	Changes
12-Nov-2014	1	Initial release.
12-Oct-2016	2	Added: USART: - Section 2.10.1: Start bit detected too soon when sampling for NACK signal from the smartcard - Section 2.10.2: Break request can prevent the Transmission Complete flag (TC) from being set - Section 2.10.3: RTS is active while RE or UE = 0 - Section 2.10.4: Receiver timeout counter starting in case of 2 stops bit configuration I2C: - Section 2.4.1: Wrong data sampling when data set-up time (tSU;DAT) is shorter than one I2CCLK period - Section 2.9.2: Spurious bus error detection in master mode - Section 2.9.9: 10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave SPI: - Section 2.8.1: BSY bit may stay high when SPI is disabled - Section 2.8.2: BSY bit may stay high at the end of a data transfer in slave mode - Section 2.8.3: Wrong CRC transmitted in master mode with delayed SCK feedback - Section 2.8.4: CRC error in SPI slave mode if internal NSS changes before CRC transfer RTC: - Section 2.8.1: Spurious tamper detection when disabling the tamper channel - Section 2.8.3: A tamper event preceding the tamper detect enable not detected - Section 2.8.5: RTC calendar registers are not locked properly ADC: - Section 2.4.1: Overrun flag not set if EOC reset coincides with new conversion end - Section 2.4.2: ADEN bi

Table 4. Document revision history



Date	Revision	Changes
12-Oct-2016	2	 HDMI-CEC: Section 2.14.1: Transmission blocked when transmitted start bit is corrupted TSC: Section 2.6.1: Inhibited acquisition in short transfer phase configuration BxCAN: Section 2.12.1: BxCAN time-triggered communication mode not supported IWDG: Section 2.7.1: RVU, PVU and WVU flags are not reset in STOP mode Section 2.7.2: RVU, PVU and WVU flags are not reset with low-frequency APB Modified: Document structure Cover page and Table 16 complication
09-May-2018	3	 Cover page and <i>Table 16</i> organization Added: REV_ID bitfield information on the cover page <i>Table 3: Summary of documentation errata</i> information on workaround qualifiers in <i>Section 1:</i> <i>Summary of device errata</i> Section 2.11.2: Missed CEC messages in normal receiving mode Section 2.2.1: DMA disable failure and error flag omission upon simultaneous transfer error and global flag clear Section 2.6.4: RTC interrupt can be masked by another RTC interrupt Section 2.7.5: Last-received byte loss in reload mode Section 2.7.5: Last-received byte loss in reload mode Section 2.7.6: Spurious master transfer upon own slave address match Modified: order of functions and their names - alignment with the reference manual minor modifications in titles and/or text of existing limitation descriptors in <i>I2C</i>, <i>SPI/I2S</i> and <i>USART</i> sections workaround of the limitation in <i>Section 2.9.4: In I²S</i> slave mode, enabling <i>I2S</i> while WS is active causes desynchronization re-qualified to "P" workaround description in <i>Section 2.7.1: Wrong data</i> sampling when data setup time (t_{SU;DAT}) is shorter than one <i>I2C</i> kernel clock period

Table 4. Document revision history (continued)



Date	Revision	Changes
09-May-2018	3	 limitation in Section 2.7.3: Wrong behavior in Stop mode when wakeup from Stop mode is disabled in I2C qualified as documentation erratum and re-written document ID in the footer of all pages to ES0283 renaming of introductory section on the cover page Removed: redundant limitation "Wrong CRC transmitted in master mode with delay on SCK feedback" in SPI/I2S section, kept in previous versions for historical reasons.

Table 4. Document revision history (continued)



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved



ES0283 Rev 3